

***HIGH-VOLTAGE MIXED-SIGNAL IC***

# UC8179

All-in-one driver IC w/ Timing Controller for  
White/Black/Red Dot-Matrix Micro-Cup ESL

**ES Specifications**

**Datasheet Revision: 0.6 (for\_TFT\_Module\_Use\_Only)**

**IC Version: c\_C**

**November 26, 2019**

**ULTRACHIP**

*The Coolest EPD Driver, Ever!*

## Table of Content

INTRODUCTION.....	3
MAIN APPLICATIONS .....	3
FEATURE HIGHLIGHTS .....	3
BLOCK DIAGRAM .....	4
ORDERING INFORMATION.....	5
PIN DESCRIPTION.....	6
COMMAND TABLE .....	8
COMMAND DESCRIPTION .....	12
HOST INTERFACES .....	40
POWER MANAGEMENT .....	43
OTP ADDRESS MAPPING.....	47
TEMPERATURE RANGE .....	48
COMMAND DEFAULT SETTING.....	50
LUT FORMAT IN OTP .....	51
DEEP SLEEP MODE .....	52
PANEL BREAK CHECK.....	53
CASCADE APPLICATION CIRCUIT.....	54
BOOSTER APPLICATION CIRCUIT.....	55
ABSOLUTE MAXIMUM RATINGS .....	56
DC CHARACTERISTICS .....	57
AC CHARACTERISTICS .....	58
PHYSICAL DIMENSIONS.....	60
ALIGNMENT MARK INFORMATION .....	62
PAD COORDINATES .....	63
TRAY INFORMATION .....	80
REVISION HISTORY.....	81

# UC8179

All-in-one driver IC with Timing Controller for White/Black/Red Dot-Matrix Micro-Cup ESL

## INTRODUCTION

The UC8179 is an all-in-one driver with timing controller for ESL. Its output is of 1-bit white/black and 1-bit red resolution per pixel. The timing controller provides control signals for source driver and gate driver.

The DC-DC controller allows it to generate the source output voltage  $V_{DH}/V_{DL}$  ( $\pm 2.4V \sim \pm 15.0V$ ) and  $V_{DHR}$  (2.4V~15.0V). The chip also includes an output buffer for the supply of the COM electrode (AC-VCOM or DC-VCOM). The system is configurable through a 3-wire/4-wire (SPI) serial interface.

## MAIN APPLICATIONS

- E-tag application


## FEATURE HIGHLIGHTS

- System-on-chip (SOC) for ESL
- Timing controller supports several resolutions
  - Up to 800 source x 600 gate resolution + 1 border + 1 VCOM
  - 1 bit for white/black and 1 bit for red per pixel
- Cascade: 2 or more chips cascade mode
- Memory (Max.): 800 x 600 x 2 bits SRAM
- 3-wire/4-wire (SPI) serial interface
  - Clock rate up to 20MHz
- Temperature sensor:
  - On-Chip:  $-25 \sim 50^{\circ}\text{C} \pm 2.0^{\circ}\text{C}$  / 8-bit status

- Off-Chip:  $-55 \sim 125^{\circ}\text{C} \pm 2.0^{\circ}\text{C}$  / 11-bit status (I<sup>2</sup>C/LM75)
- Support LPD, Low Power Detection
  - $V_{DD} < 2.5V$  or 2.4V or 2.3V or 2.2V (by setting)
- OSC / PLL: On-chip RC oscillator
- VCOM:
  - AC-VCOM / DC-VCOM (by LUT)
  - Support VCOM sensing (7-bit digital status)
- Charge Pump: On-chip booster and regulator:
  - VGH: +9V~+12V, +17V~+20V (programmable)
  - VGL: -9V~-12V, -17V~-20V (programmable)
  - VDH: +2.4 ~ +15.0V (programmable, black/white)
  - VDL: -2.4 ~ -15.0V (programmable, black/white)
  - VDHR: +2.4 ~ +15.0V (programmable, red)
- Supply voltage: 2.3~ 3.6V
- OTP: 6K-byte OTP for LUTs and Settings
- Package: COG
- Source/Gate bump information
  - Bump pitch: 13  $\mu\text{M}$
  - Bump space: 1  $\mu\text{M} \pm 3 \mu\text{M}$
  - Bump surface: 1200  $\mu\text{M}^2$

**Remark:** The inspection standard of the product appearance is based on Ultrachip's inspection document.

**BLOCK DIAGRAM**



**ORDERING INFORMATION**

Part Number	Description
UC8179cGAC-U0X3-3	IC thickness: 300uM, with 3" double-faced tray
UC8179cGAC-U0X3-4	IC thickness: 300uM, with 4" double-faced tray

**General Notes****APPLICATION INFORMATION**

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

**BARE DIE DISCLAIMER**

All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing. There is no post waffle saw/pack testing performed on individual die. Although the latest modern processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their application in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

**LIFE SUPPORT APPLICATIONS**

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.

**CONTENT DISCLAIMER**

UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by UltraChip for its use, nor for infringement of patents or other rights of third parties. No part of this publication may be reproduced, or transmitted in any form or by any means without the prior consent of UltraChip Inc. UltraChip's terms and conditions of sale apply at all times.

**CONTACT DETAILS**

UltraChip Inc. (Headquarter)  
4F, No. 618, Reconn Road,  
Neihu District, Taipei 114,  
Taiwan, R. O. C.

Tel: +886 (2) 8797-8947  
Fax: +886 (2) 8797-8910  
Sales e-mail: sales@ultrachip.com  
Web site: <http://www.ultrachip.com>

**PIN DESCRIPTION**

Type: I: Input, O: Output, I/O: Input/Output, PWR: Power, C: Capacitor pin

Pin (Pad) Name	Pin Count	Type	Description
<b>POWER SUPPLY PINS</b>			
VDD	10	PWR	Digital power
VDDA	13	PWR	Analog power
VDDIO	18	PWR	IO power
VDDDO	8	PWR	Digital power output (1.8V)
VDDD (VDDDI)	8	PWR	Digital power input (1.8V)
VPP	10	PWR	OTP program power (7.75V)
VDM	8	PWR	Analog Ground.
GND	19	PWR	Digital Ground.
GNDA	15	PWR	Analog Ground
<b>LDO PINS</b>			
VDH	12	I/O	Positive source driver Voltage (+2.4V ~ +15V)
VDHR	16	I/O	Positive source driver voltage for Red (+2.4V ~ +15V)
VDL	12	I/O	Negative source driver voltage (-2.4V ~ -15V)
<b>CONTROL INTERFACE PINS</b>			
BS	2	I	Bus Selection. Select 3-wire / 4-wire SPI interface L: 4-wire interface. H: 3-wire interface.
RST_N	2	I (Pull-up)	Global reset pin. Low: active. When RST_N becomes low, driver will reset. All register will reset to default value. Driver all function will disable. Source/Gate/Border/VCOM will be released to floating. The minimal width of RST_N=low is 50us.
MS	2	I	Cascade setting pin. L: Slave chip. H: Master chip.
CL	2	I/O	Clock input/output pin. Master: Clock output. Slave: Clock input.
CDEI	2	I/O	Cascade signal pin. Leave it open if not used.
CDEO	2	I/O	Cascade signal pin. Leave it open if not used.
CDAI	2	I/O	Cascade data pin. Leave it open if not used.
CDAO	2	I/O	Cascade data pin. Leave it open if not used.
MM	2	I	Cascade setting pin. Leave it open if not used.
LSYNC	2	I/O	Cascade sync pin. Leave it open if not used.
M1M2_SYNC	2	I/O	Cascade sync pin. Leave it open if not used.
M2M1_SYNC	2	I/O	Cascade sync pin. Leave it open if not used.
BUSY_N	2	O	Driver busy flag. L: Driver is Busy. H: Host side can send command/data to driver.

Pin (Pad) Name	Pin Count	Type	Description
<b>MCU INTERFACE (SPI) PINS</b>			
CSB	2	I	Serial communication chip select.
SDA	2	I/O	Serial communication data input/output
SDA1	2	I	Serial communication data input for dual mode. Leave open if single SPI mode is used.
SCL	2	I	Serial communication clock input.
DC	2	I	Command/Data input. L: command H: data Connect to GND if BS=High.
<b>I<sup>2</sup>C INTERFACE</b>			
T_SCL	2	O (open-drain)	I <sup>2</sup> C clock (External pull-up resistor is necessary.) Leave them open if not used.
T_SDA	2	I/O (open-drain)	I <sup>2</sup> C data (External pull-up resistor is necessary.) Leave them open if not used.
<b>OUTPUT PINS</b>			
S0~S799 ( S<0>~S<799> )	800	O	Source driver output signals.
G0~G599 ( G<0>~G<599> )	600	O	Gate driver output signals.
VCOM	32	O	VCOM output.
VBD (VBD<0>, VBD<1>)	1, 1	O	Border output pins.
<b>BOOSTER PINS</b>			
GDR	14	O	N-MOS gate control
RESE	4	I	Current sense input for control loop.
FB	2	P	(Keep Open.)
VGH	14	I/O	Positive Gate voltage.
VGL	14	I/O	Negative Gate voltage.
<b>CHECK PANEL PINS</b>			
CHKGI	2	I (Pull-down)	Check panel break input. Leave open if it is not used.
CHKGO	2	O	Check panel break output. Leave open if it is not used.
<b>RESERVED PINS</b>			
VSYNC	2	O	Reserved pins. Leave it floating.
HSYNC	2	O	Reserved pins. Leave it floating.
TEST1~TEST3	2x3	I	Reserved pins. Leave it floating
TEST4~TEST7	2x4	O	Reserved pins. Leave it floating.
TEST8~TEST13	2x6	I	Reserved pins. Leave it floating.
DUMMY	108	-	Reserved pins. Leave it floating.
GD<0>~GD<3>	1x4		Reserved pins. Leave it floating.

**COMMAND TABLE**

**W/R**: 0: Write Cycle 1: Read Cycle      **C/D**: 0: Command / 1: Data      **D7~D0**: -: Don't Care #: Valid Data

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default	
1	Panel Setting (PSR)	0	0	0	0	0	0	0	0	0	0		00H	
		0	1	--	--	#	#	#	#	#	#	REG, KW/R, UD, SHL, SHD_N, RST_N	0FH	
2	Power Setting (PWR)	0	0	0	0	0	0	0	0	0	1		01H	
		0	1	--	--	--	#	--	#	#	#	BD_EN, VSR_EN, VS_EN, VG_EN	07H	
		0	1	--	--	--	#	--	#	#	#	VCOM_SLEW, VG_LVL[2:0]	17H	
		0	1	--	--	#	#	#	#	#	#	VDH_LVL[5:0]	3AH	
		0	1	--	--	#	#	#	#	#	#	VDL_LVL[5:0]	3AH	
		0	1	--	--	#	#	#	#	#	#	VDHR_LVL[5:0]	03H	
3	Power OFF (POF)	0	0	0	0	0	0	0	0	1	0		02H	
4	Power OFF Sequence Setting (PFS)	0	0	0	0	0	0	0	0	1	1		03H	
		0	1	--	--	#	#	--	--	--	--	T_VDS_OFF[1:0]	00H	
5	Power ON (PON)	0	0	0	0	0	0	0	1	0	0		04H	
6	Power ON Measure (PMES)	0	0	0	0	0	0	0	1	0	1		05H	
7	Booster Soft Start (BTST)	0	0	0	0	0	0	0	1	1	0		06H	
		0	1	#	#	#	#	#	#	#	#	BT_PHA[7:0]	17H	
		0	1	#	#	#	#	#	#	#	#	BT_PHB[7:0]	17H	
		0	1	--	--	#	#	#	#	#	#	BT_PHC1[5:0]	17H	
		0	1	#	--	#	#	#	#	#	#	PHC2_EN, BT_PHC2[5:0]	17H	
8	Deep sleep (DSLSP)	0	0	0	0	0	0	0	1	1	1		07H	
		0	1	1	0	1	0	0	1	0	1	Check code	A5H	
9	Display Start Transmission 1 (DTM1, White/Black Data) (x-byte command)	0	0	0	0	0	1	0	0	0	0	K/W or OLD Pixel Data (800x600):	10H	
		0	1	#	#	#	#	#	#	#	#	KPXL[1:8]	-	
		0	1	:	:	:	:	:	:	:	:	:	:	:
		0	1	#	#	#	#	#	#	#	#	#	KPXL[n-7:n]	-
10	Data Stop (DSP)	0	0	0	0	0	1	0	0	0	1		11H	
		1	1	#	--	--	--	--	--	--	--	--	00H	
11	Display Refresh (DRF)	0	0	0	0	0	1	0	0	1	0		12H	
12	Display Start transmission 2 (DTM2, Red Data) (x-byte command)	0	0	0	0	0	1	0	0	1	1	Red or NEW Pixel Data (800x600):	13H	
		0	1	#	#	#	#	#	#	#	#	RPXL[1:8]	-	
		0	1	:	:	:	:	:	:	:	:	:	:	:
		0	1	#	#	#	#	#	#	#	#	#	RPXL[n-7:n]	-
13	Dual SPI	0	0	0	0	0	1	0	1	0	1		15H	
		1	1	--	--	#	#	--	--	--	--	MM_EN, DUSPI_EN	00H	
14	Auto Sequence (AUTO)	0	0	0	0	0	1	0	1	1	1		17H	
		0	1	1	0	1	0	0	1	0	1	Check code	A5H	
15	VCOM LUT (LUTC) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	0	0		20H	
		0	1	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-	
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-		



#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default	
16	W2W LUT (LUTWW) (43-byte command, structure of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	0	0	1		21H	
		0	1	#	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
17	K2W LUT (LUTKW / LUTR) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	1	0		22H	
		0	1	#	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
18	W2K LUT (LUTWK / LUTW) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	1	1		23H	
		0	1	#	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
19	K2K LUT (LUTKK / LUTK) (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	1	0	0		24H	
		0	1	#	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
20	Border LUT (43-byte command, structure of bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	1	0	1		25H	
		0	1	#	#	#	#	#	#	#	#	#	Level select-0~3[1:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-0[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-1[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-2[7:0]	-
		0	1	:	:	:	:	:	:	:	:	:	Number of frames-3[7:0]	-
		0	1	#	#	#	#	#	#	#	#	#	Times to repeat[7:0]	-
21	LUT option (LUTOPT)	0	0	0	0	1	0	1	0	1	0		2AH	
		0	1	#	#	--	--	--	--	--	--	--	STATE_XON[9:8]	00H
		0	1	#	#	#	#	#	#	#	#	#	STATE_XON[7:0]	00H
22	KW LUT option (KWOPT)	0	0	0	0	1	0	1	0	1	1		2BH	
		0	1	--	--	--	--	--	--	#	#	#	ATRED, NORED	00H
		0	1	#	#	--	--	--	--	--	--	--	KWE[9:8]	00H
		0	1	#	#	#	#	#	#	#	#	#	KWE[7:0]	00H
23	PLL control (PLL)	0	0	0	0	1	1	0	0	0	0		30H	
		0	1	--	--	--	--	#	#	#	#	#	FRS[3:0]	06H
24	Temperature Sensor Calibration (TSC)	0	0	0	1	0	0	0	0	0	0		40H	
		1	1	#	#	#	#	#	#	#	#	#	D[10:3] / TS[7:0]	00H
		1	1	#	#	#	--	--	--	--	--	--	D[2:0] / -	00H
25	Temperature Sensor Selection (TSE)	0	0	0	1	0	0	0	0	0	1		41H	
		0	1	#	--	--	--	#	#	#	#	#	TSE,TO[3:0]	00H

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default	
26	Temperature Sensor Write (TSW)	0	0	0	1	0	0	0	0	1	0		42H	
		0	1	#	#	#	#	#	#	#	#	WATTR[7:0]	00H	
		0	1	#	#	#	#	#	#	#	#	WMSB[7:0]	00H	
		0	1	#	#	#	#	#	#	#	#	WLSB[7:0]	00H	
27	Temperature Sensor Read (TSR)	0	0	0	1	0	0	0	0	1	1		43H	
		1	1	#	#	#	#	#	#	#	#	RMSB[7:0]	00H	
		1	1	#	#	#	#	#	#	#	#	RLSB[7:0]	00H	
28	Panel Break Check (PBC)	0	0	0	1	0	0	0	1	0	0		44H	
		1	1	--	--	--	--	--	--	--	#	PSTA	00H	
29	VCOM and data interval setting (CDI)	0	0	0	1	0	1	0	0	0	0		50H	
		0	1	#	--	#	#	--	--	#	#	BDZ, BDV[1:0], DDX[1:0]	31H	
		0	1	--	--	--	--	#	#	#	#	CDI[3:0]	07H	
30	Lower Power Detection (LPD)	0	0	0	1	0	1	0	0	0	1		51H	
		1	1	--	--	--	--	--	--	--	#	LPD	01H	
31	End Voltage Setting (EVS)	0	0	0	1	0	1	0	0	1	0		52H	
		0	1	--	--	--	--	#	--	#	#	VCEND, BDEND[1:0]	02H	
32	TCON setting (TCON)	0	0	0	1	1	0	0	0	0	0		60H	
		0	1	#	#	#	#	#	#	#	#	S2G[3:0], G2S[3:0]	22H	
33	Resolution setting (TRES)	0	0	0	1	1	0	0	0	0	1		61H	
		0	1	--	--	--	--	--	--	#	#	HRES[9:8]	03H	
		0	1	#	#	#	#	#	0	0	0	HRES[7:3]	20H	
		0	1	--	--	--	--	--	--	#	#	VRES[9:0]	02H	
		0	1	#	#	#	#	#	#	#	#	VRES[9:0]	58H	
34	Gate/Source Start setting (GSST)	0	0	0	1	1	0	0	1	0	1		65H	
		0	1	--	--	--	--	--	--	#	#	HST[9:8]	00H	
		0	1	#	#	#	#	#	0	0	0	HST[7:3]	00H	
		0	1	--	--	--	--	--	--	#	#	VST[9:0]	00H	
35	Revision (REV)	0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
		0	1	#	#	#	#	#	#	#	#		00H	
36	Get Status (FLG)	0	0	0	1	1	1	0	0	0	1		71H	
		1	1	--	#	#	#	#	#	#	#	PTL_FLAG, I <sup>2</sup> C_ERR, I <sup>2</sup> C_BUSYN, DATA_FLAG, PON, POF, BUSY_N	13H	
		0	0	1	0	0	0	0	0	0	0	0		80H
		0	1	--	--	#	#	#	#	#	#	#	AMVT[1:0], XON,AMVS, AMV, AMVE	10H
		0	0	1	0	0	0	0	0	0	0	1		81H
		1	1	--	#	#	#	#	#	#	#	#	VV[6:0]	00H
		0	0	1	0	0	0	0	0	0	1	0		82H
		0	1	--	#	#	#	#	#	#	#	#	VDCS[6:0]	00H

#	Command	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	Registers	Default	
40	Partial Window (PTL)	0	0	1	0	0	1	0	0	0	0		90H	
		0	1	--	--	--	--	--	--	#	#	HRST[9:8]	00H	
		0	1	#	#	#	#	#	0	0	0	HRST[7:3]	00H	
		0	1	--	--	--	--	--	--	#	#	HRED[9:8]	03H	
		0	1	#	#	#	#	#	1	1	1	HRED[7:3]	1FH	
		0	1	--	--	--	--	--	--	#	#	VRST[9:0]	00H	
		0	1	#	#	#	#	#	#	#	#	VRST[9:0]	00H	
		0	1	--	--	--	--	--	--	#	#	VRED[8:0]	02H	
		0	1	#	#	#	#	#	#	#	#	VRED[8:0]	57H	
		0	1	--	--	--	--	--	--	--	#	PT_SCAN	01H	
41	Partial In (PTIN)	0	0	1	0	0	1	0	0	0	1		91H	
42	Partial Out (PTOUT)	0	0	1	0	0	1	0	0	1	0		92H	
43	Program Mode (PGM)	0	0	1	0	1	0	0	0	0	0		A0H	
44	Active Programming (APG)	0	0	1	0	1	0	0	0	0	1		A1H	
45	Read OTP (ROTP)	0	0	1	0	1	0	0	0	1	0		A2H	
		1	1	#	#	#	#	#	#	#	#	Data of Address = 000h	N/A	
		1	1	:	:	:	:	:	:	:	:	:	:	N/A
		1	1	#	#	#	#	#	#	#	#	#	Data of Address = n	N/A
46	Cascade Setting (CCSET)	0	0	1	1	1	0	0	0	0	0		E0H	
		0	1	--	--	--	--	--	--	#	#	TSFIX, CCEN	00H	
47	Power Saving (PWS)	0	0	1	1	1	0	0	0	1	1		E3H	
		0	1	#	#	#	#	#	#	#	#	VCOM_W[3:0], SD_W[3:0]	00H	
48	LVD Voltage Select (LVSEL)	0	0	1	1	1	0	0	1	0	0		E4H	
		0	1	--	--	--	--	--	--	#	#	LVD_SEL[1:0]	03H	
49	Force Temperature (TSSET)	0	0	1	1	1	0	0	1	0	1		E5H	
		0	1	#	#	#	#	#	#	#	#	TS_SET[7:0]	00H	
50	Temperature Boundary Phase-C2 (TSBDY)	0	0	1	1	1	0	0	1	1	1		E7H	
		0	1	#	#	#	#	#	#	#	#	TSBDY_PHC2[7:0]	00H	

- Note:**
- (1) All other register addresses are invalid or reserved by UltraChip, and should NOT be used.
  - (2) Any bits shown here as 0 must be written with a 0. All unused bits should also be set to zero. Device malfunction may occur if this is not done.
  - (3) Commands are processed on the 'stop' condition of the interface.
  - (4) Registers marked 'W/R' can be read, but the contents are written when the SPI command completes – so the contents can be read and altered. The user can subsequently write the register to restore the contents following an SPI read.

**COMMAND DESCRIPTION**

**W/R**: 0: Write Cycle / 1: Read Cycle    **C/D**: 0: Command / 1: Data    **D7-D0**: -: Don't Care

**(1) PANEL SETTING (PSR) (REGISTER: R00H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting the panel	0	0	0	0	0	0	0	0	0	0
	0	1	-	-	REG	KW/R	UD	SHL	SHD_N	RST_N

- REG:** LUT selection  
**0: LUT from OTP. (Default)**  
 1: LUT from register.
- KW/R:** Black / White / Red  
**0: Pixel with Black/White/Red, KWR mode. (Default)**  
 1: Pixel with Black/White, KW mode.
- UD:** Gate Scan Direction  
 0: Scan down.                      First line to Last line: Gn-1 → Gn-2 → Gn-3 → ... → G0  
**1: Scan up. (Default)**              First line to Last line: G0 → G1 → G2 → ... → Gn-1
- SHL:** Source Shift Direction  
 0: Shift left.                          First data to Last data: Sn-1 → Sn-2 → Sn-3 → ... → S0  
**1: Shift right. (Default)**              First data to Last data: S0 → S1 → S2 → ... → Sn-1
- SHD\_N:** Booster Switch  
 0: Booster OFF  
**1: Booster ON (Default)**  
 When SHD\_N becomes LOW, charge pump will be turned OFF, register and SRAM data will keep until VDD OFF. And Source/Gate/Border/VCOM will be released to floating.
- RST\_N:** Soft Reset  
 0: Reset. Booster OFF, Register data are set to their default values, all drivers will be reset, and all functions will be disabled. Source/Gate/Border/VCOM will be released to floating.  
**1: No effect (Default).**

## (2) POWER SETTING (PWR) (R01H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Selecting Internal/External Power	0	0	0	0	0	0	0	0	0	1	01H
	0	1	-	-	-	BD_EN	-	VSR_EN	VS_EN	VG_EN	07H
	0	1	-	-	-	VCOM_SLEW	-	VG_LVL[2:0]			17H
	0	1	-	-	VDH_LVL[5:0]					3AH	
	0	1	-	-	VDL_LVL[5:0]					3AH	
	0	1	-	-	VDHR_LVL[5:0]					03H	

**BD\_EN:** Border LDO enable**0 : Border LDO disable (Default)**

Border level selection: 00b: VCOM      01b: VDH      10b: VDL      11b: VDHR

**1 : Border LDO enable**

Border level selection: 00b: VCOM      01b: VBH(VCOM-VDL)      10b: VBL(VCOM-VDH)      11b: VDHR

**VSR\_EN:** Source LV power selection**0 :** External source power from VDHR pins**1 : Internal DC/DC function for generating VDHR. (Default)****VS\_EN:** Source power selection**0 :** External source power from VDH/VDL pins**1 : Internal DC/DC function for generating VDH/VDL. (Default)****VG\_EN:** Gate power selection**0 :** External gate power from VGH/VGL pins**1 : Internal DC/DC function for generating VGH/VGL. (Default)****VCOM\_SLEW:** VCOM slew rate selection for voltage transition. The value is fixed at "1".**VG\_LVL[2:0]:** VGH / VGL Voltage Level selection.

VG_LVL[2:0]	VGH/VGL Voltage Level
000	VGH=9V, VGL= -9V
001	VGH=10V, VGL= -10V
010	VGH=11V, VGL= -11V
011	VGH=12V, VGL= -12V
100	VGH=17V, VGL= -17V
101	VGH=18V, VGL= -18V
110	VGH=19V, VGL= -19V
<b>111 (Default)</b>	<b>VGH=20V, VGL= -20V</b>

**VDH\_LVL[5:0]:** Internal VDH power selection for K/W pixel. (Default value: 111010b)

VDH_LVL	Voltage	VDH_LVL	Voltage	VDH_LVL	Voltage	VDH_LVL	Voltage
000000	2.4 V	010001	5.8 V	100010	9.2 V	110011	12.6 V
000001	2.6 V	010010	6.0 V	100011	9.4 V	110100	12.8 V
000010	2.8 V	010011	6.2 V	100100	9.6 V	110101	13.0 V
000011	3.0 V	010100	6.4 V	100101	9.8 V	110110	13.2 V
000100	3.2 V	010101	6.6 V	100110	10.0 V	110111	13.4 V
000101	3.4 V	010110	6.8 V	100111	10.2 V	111000	13.6 V
000110	3.6 V	010111	7.0 V	101000	10.4 V	111001	13.8 V
000111	3.8 V	011000	7.2 V	101001	10.6 V	<b>111010</b>	<b>14.0 V</b>
001000	4.0 V	011001	7.4 V	101010	10.8 V	111011	14.2 V
001001	4.2 V	011010	7.6 V	101011	11.0 V	111100	14.4 V
001010	4.4 V	011011	7.8 V	101100	11.2 V	111101	14.6 V
001011	4.6 V	011100	8.0 V	101101	11.4 V	111110	14.8 V
001100	4.8 V	011101	8.2 V	101110	11.6 V	111111	15.0 V
001101	5.0 V	011110	8.4 V	101111	11.8 V		
001110	5.2 V	011111	8.6 V	110000	12.0 V		
001111	5.4 V	100000	8.8 V	110001	12.2 V		
010000	5.6 V	100001	9.0 V	110010	12.4 V		

**VDL\_LVL[5:0]:** Internal VDL power selection for K/W pixel. (Default value: 111010b)

VDL_LVL	Voltage	VDL_LVL	Voltage	VDL_LVL	Voltage	VDL_LVL	Voltage
000000	-2.4 V	010001	-5.8 V	100010	-9.2 V	110011	-12.6 V
000001	-2.6 V	010010	-6.0 V	100011	-9.4 V	110100	-12.8 V
000010	-2.8 V	010011	-6.2 V	100100	-9.6 V	110101	-13.0 V
000011	-3.0 V	010100	-6.4 V	100101	-9.8 V	110110	-13.2 V
000100	-3.2 V	010101	-6.6 V	100110	-10.0 V	110111	-13.4 V
000101	-3.4 V	010110	-6.8 V	100111	-10.2 V	111000	-13.6 V
000110	-3.6 V	010111	-7.0 V	101000	-10.4 V	111001	-13.8 V
000111	-3.8 V	011000	-7.2 V	101001	-10.6 V	<b>111010</b>	<b>-14.0 V</b>
001000	-4.0 V	011001	-7.4 V	101010	-10.8 V	111011	-14.2 V
001001	-4.2 V	011010	-7.6 V	101011	-11.0 V	111100	-14.4 V
001010	-4.4 V	011011	-7.8 V	101100	-11.2 V	111101	-14.6 V
001011	-4.6 V	011100	-8.0 V	101101	-11.4 V	111110	-14.8 V
001100	-4.8 V	011101	-8.2 V	101110	-11.6 V	111111	-15.0 V
001101	-5.0 V	011110	-8.4 V	101111	-11.8 V		
001110	-5.2 V	011111	-8.6 V	110000	-12.0 V		
001111	-5.4 V	100000	-8.8 V	110001	-12.2 V		
010000	-5.6 V	100001	-9.0 V	110010	-12.4 V		

**VDHR\_LVL[5:0]:** Internal VDHR power selection for Red pixel. (Default value: 000011b)

VDHR_LVL	Voltage	VDHR_LVL	Voltage	VDHR_LVL	Voltage	VDHR_LVL	Voltage
000000	2.4 V	010001	5.8 V	100010	9.2 V	110011	12.6 V
000001	2.6 V	010010	6.0 V	100011	9.4 V	110100	12.8 V
000010	2.8 V	010011	6.2 V	100100	9.6 V	110101	13.0 V
<b>000011</b>	<b>3.0 V</b>	010100	6.4 V	100101	9.8 V	110110	13.2 V
000100	3.2 V	010101	6.6 V	100110	10.0 V	110111	13.4 V
000101	3.4 V	010110	6.8 V	100111	10.2 V	111000	13.6 V
000110	3.6 V	010111	7.0 V	101000	10.4 V	111001	13.8 V
000111	3.8 V	011000	7.2 V	101001	10.6 V	111010	14.0 V
001000	4.0 V	011001	7.4 V	101010	10.8 V	111011	14.2 V
001001	4.2 V	011010	7.6 V	101011	11.0 V	111100	14.4 V
001010	4.4 V	011011	7.8 V	101100	11.2 V	111101	14.6 V
001011	4.6 V	011100	8.0 V	101101	11.4 V	111110	14.8 V
001100	4.8 V	011101	8.2 V	101110	11.6 V	111111	15.0 V
001101	5.0 V	011110	8.4 V	101111	11.8 V		
001110	5.2 V	011111	8.6 V	110000	12.0 V		
001111	5.4 V	100000	8.8 V	110001	12.2 V		
010000	5.6 V	100001	9.0 V	110010	12.4 V		

**(3) POWER OFF (POF) (R02H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning OFF the power	0	0	0	0	0	0	0	0	1	0

After the Power OFF command, the driver will be powered OFF. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn off booster, controller, source driver, gate driver, VCOM, and temperature sensor, but register data will be kept until VDD turned OFF or Deep Sleep Mode. Source/Gate/Border/VCOM will be released to floating.

**(4) POWER OFF SEQUENCE SETTING (PFS) (R03H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Setting Power OFF sequence	0	0	0	0	0	0	0	0	1	1
	0	1	-	-	T_VDS_OFF[1:0]	-	-	-	-	-

T\_VDS\_OFF[1:0]: Source to gate power off interval time.

00b: 1 frame (Default)

01b: 2 frames

10b: 3 frames

11b: 4 frame

**(5) POWER ON (PON) (REGISTER: R04H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Turning ON the power	0	0	0	0	0	0	0	1	0	0

After the Power ON command, the driver will be powered ON. Refer to the POWER MANAGEMENT section for the sequence.

This command will turn on booster, controller, regulators, and temperature sensor will be activated for one-time sensing before enabling booster. When all voltages are ready, the BUSY\_N signal will return to high.

**(6) POWER ON MEASURE (PMES) (R05H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Internal Bandgap Set	0	0	0	0	0	0	0	1	0	1

This command enables the internal bandgap, which will be cleared by the next POF.

**(7) BOOSTER SOFT START (BTST) (R06H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Booster Software Start Set	0	0	0	0	0	0	0	1	1	0
	0	1	BT_PHA[7:6]		BT_PHA[5:3]			BT_PHA[2:0]		
	0	1	BT_PHB[7:6]		BT_PHB[5:3]			BT_PHB[2:0]		
	0	1	-	-	BT_PHC1[5:3]			BT_PHC1[2:0]		
	0	1	PHC2EN	-	BT_PHC2[5:3]			BT_PHC2[2:0]		

**BT\_PHA[7:6]:** Soft start period of phase A.

**00b: 10mS**      01b: 20mS      10b: 30mS      11b: 40mS

**BT\_PHA[5:3]:** Driving strength of phase A

000b: strength 1    001b: strength 2    **010b: strength 3**    011b: strength 4  
 100b: strength 5    101b: strength 6    110b: strength 7    111b: strength 8 (strongest)

**BT\_PHA[2:0]:** Minimum OFF time setting of GDR in phase A

000b: 0.27uS      001b: 0.34uS      010b: 0.40uS      011b: 0.54uS  
 100b: 0.80uS      101b: 1.54uS      110b: 3.34uS      **111b: 6.58uS**

**BT\_PHB[7:6]:** Soft start period of phase B.

**00b: 10mS**      01b: 20mS      10b: 30mS      11b: 40mS

**BT\_PHB[5:3]:** Driving strength of phase B

000b: strength 1    001b: strength 2    **010b: strength 3**    011b: strength 4  
 100b: strength 5    101b: strength 6    110b: strength 7    111b: strength 8 (strongest)

**BT\_PHB[2:0]:** Minimum OFF time setting of GDR in phase B

000b: 0.27uS      001b: 0.34uS      010b: 0.40uS      011b: 0.54uS  
 100b: 0.80uS      101b: 1.54uS      110b: 3.34uS      **111b: 6.58uS**

**BT\_PHC1[5:3]:** Driving strength of phase C1

000b: strength 1    001b: strength 2    **010b: strength 3**    011b: strength 4  
 100b: strength 5    101b: strength 6    110b: strength 7    111b: strength 8 (strongest)

**BT\_PHC1[2:0]:** Minimum OFF time setting of GDR in phase C1

000b: 0.27uS      001b: 0.34uS      010b: 0.40uS      011b: 0.54uS  
 100b: 0.80uS      101b: 1.54uS      110b: 3.34uS      **111b: 6.58uS**

**PHC2EN: Booster phase-C2 enable**

0: Booster phase-C2 disable  
 Phase-C1 setting always is applied for booster phase-C.

1: Booster phase-C2 enable  
 If temperature > temperature boundary phase-C2(RE7h[7:0]), phase-C1 setting is applied for booster phase-C.  
 If temperature <= temperature boundary phase-C2(RE7h[7:0]), phase-C2 setting is applied for booster phase-C.

**BT\_PHC2[5:3]:** Driving strength of phase C2

000b: strength 1    001b: strength 2    **010b: strength 3**    011b: strength 4  
 100b: strength 5    101b: strength 6    110b: strength 7    111b: strength 8 (strongest)

**BT\_PHC2[2:0]:** Minimum OFF time setting of GDR in phase C2

000b: 0.27uS      001b: 0.34uS      010b: 0.40uS      011b: 0.54uS  
 100b: 0.80uS      101b: 1.54uS      110b: 3.34uS      **111b: 6.58uS**



**(8) DEEP SLEEP (DSLPL) (R07H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Deep Sleep	0	0	0	0	0	0	0	1	1	1
	0	1	1	0	1	0	0	1	0	1

After this command is transmitted, the chip will enter Deep Sleep Mode to save power. Deep Sleep Mode will return to Standby Mode by hardware reset. The only one parameter is a check code, the command will be executed if check code = 0xA5.

**(9) DATA START TRANSMISSION 1 (DTM1) (R10H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Starting data transmission	0	0	0	0	0	1	0	0	0	0
	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
	0	1	:	:	:	:	:	:	:	:
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "OLD" data to SRAM.

In KWR mode, this command writes "K/W" data to SRAM.

In Program mode, this command writes "OTP" data to SRAM for programming.

**(10) DATA STOP (DSP) (R11H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping data transmission	0	0	0	0	0	1	0	0	0	1
	1	1	data_flag	-	-	-	-	-	-	-

Check the completeness of data. If data is complete, start to refresh display.

**Data\_flag:** Data flag of receiving user data.

0: Driver didn't receive all the data.

1: Driver has already received all the one-frame data (DTM1 and DTM2).

After "Data Start" (R10h) or "Data Stop" (R11h) commands and when data\_flag=1, the refreshing of panel starts and BUSY\_N signal will become "0".

**(11) DISPLAY REFRESH (DRF) (R12H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Refreshing the display	0	0	0	0	0	1	0	0	1	0

While user sent this command, driver will refresh display (data/VCOM) according to SRAM data and LUT.

After Display Refresh command, BUSY\_N signal will become "0" and the refreshing of panel starts.

**(12) DATA START TRANSMISSION 2 (DTM2) (R13H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Starting data transmission	0	0	0	0	0	1	0	0	1	1
	0	1	Pixel1	Pixel2	Pixel3	Pixel4	Pixel5	Pixel6	Pixel7	Pixel8
	0	1	:	:	:	:	:	:	:	:
	0	1	Pixel(n-7)	Pixel(n-6)	Pixel(n-5)	Pixel(n-4)	Pixel(n-3)	Pixel(n-2)	Pixel(n-1)	Pixel(n)

This command starts transmitting data and write them into SRAM.

In KW mode, this command writes "NEW" data to SRAM.

In KWR mode, this command writes "RED" data to SRAM.

**(13) DUAL SPI MODE (DUSPI) (R15H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Stopping data transmission	0	0	0	0	0	1	0	1	0	1
	0	1	-	-	MM_EN	DUSPI_EN	-	-	-	-

15H  
00H

This command sets dual SPI mode.

**MM\_EN:** MM input pin definition enable.

0: MM input pin definition disable  
1: MM input pin definition enable.

**DUSPI\_EN:** Dual SPI mode enable.

0: Dual SPI mode disable (single SPI mode)  
1: Dual SPI mode enable

**(14) AUTO SEQUENCE (AUTO) (R17H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Auto Sequence	0	0	0	0	0	1	0	1	1	1
	0	1	1	0	1	0	0	1	0	1

17H  
A5H

The command can enable the internal sequence to execute several commands continuously. The successive execution can minimize idle time to avoid unnecessary power consumption and reduce the complexity of host's control procedure. The sequence contains several operations, including PON, DRF, POF, DSLP.

AUTO (0x17) + Code(0xA5) = (PON → DRF → POF)

AUTO (0x17) + Code(0xA7) = (PON → DRF → POF → DSLP)

**(15) VCOM LUT (LUTC) (R20H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Build Look-up Table for VCOM (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	0	0
	0	1	LEVEL SELECT-0	LEVEL SELECT-1	LEVEL SELECT-2	LEVEL SELECT-3				
	0	1	NUMBER OF FRAMES-0							
	0	1	NUMBER OF FRAMES-1							
	0	1	NUMBER OF FRAMES-2							
	0	1	NUMBER OF FRAMES-3							
	0	1	TIMES TO REPEAT							

This command stores VCOM Look-Up Table with 10 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

**Bytes 2, 8, 14, 20, 26, 32, 38, 44, 50, 56:**

D[7:6], D[5:4], D[3:2], D[1:0]: Level Selection

- 00b: VCOM\_DC
- 01b: VDH+VCOM\_DC (VCOMH)
- 10b: VDL+VCOM\_DC (VCOML)
- 11b: Floating

**Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42, 45~48, 51~54, 57~60:**

Number of Frames

0000 0000b: 0 frame

:  
:

1111 1111b: 255 frames

**Bytes 7, 13, 19, 25, 31, 37, 43, 49, 55, 61:**

Times to Repeat

0000 0000b: 0 time

:  
:

1111 1111b: 255 times

If KW/R=0 (KWR mode), all 10 groups are used.

If KW/R=1 (KW mode), only 7 groups are used.

**(16) W2W LUT (LUTWW) (R21H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	1	0	0	0	0	1
Build White Look-up Table for W2W (43-byte command, structure of bytes 2~7 repeated 7 times)	0	1	LEVEL SELECT-0	LEVEL SELECT-1	LEVEL SELECT-2	LEVEL SELECT-3				
	0	1	NUMBER OF FRAMES-0							
	0	1	NUMBER OF FRAMES-1							
	0	1	NUMBER OF FRAMES-2							
	0	1	NUMBER OF FRAMES-3							
	0	1	TIMES TO REPEAT							

This command stores White-to-White Look-Up Table with 7 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

**Bytes 2, 8, 14, 20, 26, 32, 38:**

Level Selection.

- 00b: GND
- 01b: VDH
- 10b: VDL
- 11b: VDHR

**Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42:**

Number of Frames

- 0000 0000b: 0 frame
- : :
- : :
- 1111 1111b: 255 frames

**Bytes 7, 13, 19, 25, 31, 37, 43:**

Times to Repeat

- 0000 0000b: 0 time
- : :
- : :
- 1111 1111b: 255 times

If KW/R=0 (KWR mode), LUTWW is not used.

If KW/R=1 (KW mode), LUTWW is used.

**(17) K2W LUT (LUTKW / LUTR) (R22H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Build Look-up Table for K2W or Red (61-byte command, structure of bytes 2~7 repeated 10 times)	0	0	0	0	1	0	0	0	1	0
	0	1	LEVEL SELECT-0	LEVEL SELECT-1	LEVEL SELECT-2	LEVEL SELECT-3				
	0	1	NUMBER OF FRAMES-0							
	0	1	NUMBER OF FRAMES-1							
	0	1	NUMBER OF FRAMES-2							
	0	1	NUMBER OF FRAMES-3							
	0	1	TIMES TO REPEAT							

This command stores White-to-White Look-Up Table with 10 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

**Bytes 2, 8, 14, 20, 26, 32, 38, 44, 50, 56:**

Level Selection.

- 00b: GND
- 01b: VDH
- 10b: VDL
- 11b: VDHR

**Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42, 45~48, 51~54, 57~60:**

Number of Frames

- 0000 0000b: 0 frame
- : :
- : :
- 1111 1111b: 255 frames

**Bytes 7, 13, 19, 25, 31, 37, 43, 49, 55, 61:**

Times to Repeat

- 0000 0000b: 0 time
- : :
- : :
- 1111 1111b: 255 times

If KW/R=0 (KWR mode), all 10 groups are used.

If KW/R=1 (KW mode), only 7 groups are used.

**(18) W2K LUT (LUTWK / LUTW) (R23H)**

This command builds Look-up Table for White-to-Black. Please refer to K2W LUT (LUTKW/LUTR) for similar definition details.

Regardless of KW/R=0 or KW/R=1, LUTWK/LUTW is used.

**(19) K2K LUT (LUTKK / LUTK) (R24H)**

This command builds Look-up Table for Black-to-Black. Please refer to K2W LUT (LUTKW/LUTR) for similar definition details.

Regardless of KW/R=0 or KW/R=1, LUTKK/LUTK is used.

**(20) BORDER LUT (LUTBD) (R25H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Build Look-up Table for Border (43-byte command, Bytes 2~7 repeated 7 times)	0	0	0	0	1	0	0	1	0	1
	0	1	LEVEL SELECT-0	LEVEL SELECT-1	LEVEL SELECT-2	LEVEL SELECT-3				
	0	1	NUMBER OF FRAMES-0							
	0	1	NUMBER OF FRAMES-1							
	0	1	NUMBER OF FRAMES-2							
	0	1	NUMBER OF FRAMES-3							
	0	1	TIMES TO REPEAT							

This command stores White-to-White Look-Up Table with 7 groups of data. Each group contains information for one state and is stored with 6 bytes (byte 2~7, 8~13, 14~19, 20~25, ...), while the sixth byte indicates how many times that phase will repeat.

**Bytes 2, 8, 14, 20, 26, 32, 38:**

Level selection.

BD\_EN=0: 00b: VCOM                    01b: VDH                    10b: VDL                    11b: VDHR  
 BD\_EN=1: 00b: VCOM                    01b: VBH(VCOM-VDL)       10b: VBL(VCOM-VDH)       11b: VDHR

**Bytes 3~6, 9~12, 15~18, 21~24, 27~30, 33~36, 39~42:**

Number of Frames

0000 0000b: 0 frame  
 :  
 :  
 1111 1111b: 255 frames

**Bytes 7, 13, 19, 25, 31, 37, 43:**

Times to Repeat

0000 0000b: 0 time  
 :  
 :  
 1111 1111b: 255 times

Only 7 LUTBD groups are used in KW mode or KWR mode.

**(21) LUT OPTION (LUTOPT) (R2AH)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
LUT Option	0	0	0	0	1	0	1	0	1	0
	0	1	STATE_XON[9:8]	-	-	-	-	-	-	-
	0	1	STATE_XON[7:0]							

This command sets XON control enable.

**STATE\_XON[9:0]:**

All Gate ON (Each bit controls one state, STATE\_XON [0] for state-1, STATE\_XON [1] for state-2 .....)

00 0000 0000b: no All-Gate-ON  
 00 0000 0001b: State-1 All-Gate-ON  
 00 0000 0011b: State-1 and State2 All-Gate-ON  
 :  
 :

**(22) KW LUT OPTION (KWOPT) (R2BH)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
KW LUT Option	0	0	0	0	1	0	1	0	1	1
	0	1	-	-	-	-	-	-	ATRED	NORED
	0	1	KWE[9:8]		-	-	-	-	-	-
	0	1	KWE[7:0]							

2BH  
00H  
00H  
00H

This command sets KW LUT mechanism option in KWR mode's LUT and only valid in K/W/R mode.

**{ATRED, NORED}**: KW LUT or KWR LUT selection control

ATRED	NORED	Description
0	0	KWR LUT always
0	1	KW LUT only
1	0	Auto detect by red data
1	1	KW LUT only

**KWE[9:0]:**

KW LUT enable control bits. Each bit controls one state, KWE[0] for state-1, KWE[1] for state-2, ... .

At least 1 Enable Control bit should be set when KW LUT only is selected in KWR mode.

00 0000 0001b: KW LUT enable in State-1

00 0000 0011b: KW LUT enable in State-1 and State2

00 0000 1011b: KW LUT enable in State-1, State2 and State-4

**(23) PLL CONTROL (PLL) (R30H)**


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Controlling PLL	0	0	0	0	1	1	0	0	0	0
	0	1	-	-	-	-	FRS[3:0]			

30H  
06H

The command controls the PLL clock frequency. The PLL structure must support the following frame rates:

**FMR[3:0]:** Frame rate setting

FRS	Frame rate	FRS	Frame rate
0000	5Hz	1000	70Hz
0001	10Hz	1001	80Hz
0010	15Hz	1010	90Hz
0011	20Hz	1011	100Hz
0100	30Hz	1100	110Hz
0101	40Hz	1101	130Hz
<b>0110</b>	<b>50Hz</b>	1110	150Hz
0111	60Hz	1111	200Hz





**(24) TEMPERATURE SENSOR CALIBRATION (TSC) (R40H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Sensing Temperature	0	0	0	1	0	0	0	0	0	0
	1	1	D10/TS7	D9/TS6	D8/TS5	D7/TS4	D6 / TS3	D5 / TS2	D4 / TS1	D3 / TS0
	1	1	D2	D1	D0	-	-	-	-	-

This command enables internal or external temperature sensor, and reads the result.

**TS[7:0]:** When TSE (R41h) is set to 0, this command reads internal temperature sensor value.

**D[10:0]:** When TSE (R41h) is set to 1, this command reads external LM75 temperature sensor value.

TS[7:0]/D[10:3]	Temp. (°C)	TS[7:0]/D[10:3]	Temp. (°C)	TS[7:0]/D[10:3]	Temp. (°C)
1110_0111	-25	0000_0000	0	0001_1001	25
1110_1000	-24	0000_0001	1	0001_1010	26
1110_1001	-23	0000_0010	2	0001_1011	27
1110_1010	-22	0000_0011	3	0001_1100	28
1110_1011	-21	0000_0100	4	0001_1101	29
1110_1100	-20	0000_0101	5	0001_1110	30
1110_1101	-19	0000_0110	6	0001_1111	31
1110_1110	-18	0000_0111	7	0010_0000	32
1110_1111	-17	0000_1000	8	0010_0001	33
1111_0000	-16	0000_1001	9	0010_0010	34
1111_0001	-15	0000_1010	10	0010_0011	35
1111_0010	-14	0000_1011	11	0010_0100	36
1111_0011	-13	0000_1100	12	0010_0101	37
1111_0100	-12	0000_1101	13	0010_0110	38
1111_0101	-11	0000_1110	14	0010_0111	39
1111_0110	-10	0000_1111	15	0010_1000	40
1111_0111	-9	0001_0000	16	0010_1001	41
1111_1000	-8	0001_0001	17	0010_1010	42
1111_1001	-7	0001_0010	18	0010_1011	43
1111_1010	-6	0001_0011	19	0010_1100	44
1111_1011	-5	0001_0100	20	0010_1101	45
1111_1100	-4	0001_0101	21	0010_1110	46
1111_1101	-3	0001_0110	22	0010_1111	47
1111_1110	-2	0001_0111	23	0011_0000	48
1111_1111	-1	0001_1000	24	0011_0001	49

**(25) TEMPERATURE SENSOR ENABLE (TSE) (R41H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Enable Temperature Sensor /Offset	0	0	0	1	0	0	0	0	0	1
	0	1	TSE	-	-	-	TO[3:0]			

This command selects Internal or External temperature sensor.

**TSE:** Internal temperature sensor switch

**0: Enable (default)**

**1: Disable; using external sensor.**

**TO[3:0]:** Temperature offset.

TO[3:0]	Calibration	TO[3:0]	Calibration
0000 b	+0 (Default)	1000	-8
0001	+1	1001	-7
0010	+2	1010	-6
0011	+3	1011	-5
0100	+4	1100	-4
0101	+5	1101	-3
0110	+6	1110	-2
0111	+7	1111	-1

**(26) TEMPERATURE SENSOR WRITE (TSW) (R42H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Write External Temperature Sensor	0	0	0	1	0	0	0	0	1	0	42H
	0	1	WATTR[7:0]								00H
	0	1	WMSB[7:0]								00H
	0	1	WLSB[7:0]								00H

This command writes the temperature sensed by the temperature sensor.

**WATTR[7:6]:** I<sup>2</sup>C Write Byte Number

- 00b : 1 byte (head byte only)
- 01b : 2 bytes (head byte + pointer)
- 10b : 3 bytes (head byte + pointer + 1<sup>st</sup> parameter)
- 11b : 4 bytes (head byte + pointer + 1<sup>st</sup> parameter + 2<sup>nd</sup> parameter)

**WATTR[5:3]:** User-defined address bits (A2, A1, A0)

**WATTR[2:0]:** Pointer setting

**WMSB[7:0]:** MSByte of write-data to external temperature sensor

**WLSB[7:0]:** LSByte of write-data to external temperature sensor

**(27) TEMPERATURE SENSOR READ (TSR) (R43H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Read External Temperature Sensor	0	0	0	1	0	0	0	0	1	1	43H
	1	1	RMSB[7:0]								00H
	1	1	RLSB[7:0]								00H

This command reads the temperature sensed by the temperature sensor.

**RMSB[7:0]:** MSByte read data from external temperature sensor

**RLSB[7:0]:** LSByte read data from external temperature sensor

**(28) PANEL GLASS CHECK (PBC)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Check Panel Glass	0	0	0	1	0	0	0	1	0	0	44H
	1	1	-	-	-	-	-	-	-	PSTA	00H

This command is used to enable panel check, and to disable after reading result.

**PSTA:** 0: Panel check fail (panel broken)

1: Panel check pass

**(29) VCOM AND DATA INTERVAL SETTING (CDI) (R50H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Interval between VCOM and Data	0	0	0	1	0	1	0	0	0	0
	0	1	BDZ	-	BDV[1:0]	N2OCP	-	-	DDX[1:0]	
	0	1	-	-	-	-	CDI[3:0]			

50h  
31h  
07H

This command indicates the interval of VCOM and data output. When setting the vertical back porch, the total blanking will be kept (20 Hsync).

**BDZ:** Border Hi-Z control  
**0:** Border output Hi-Z disabled (default)      1: Border output Hi-Z enabled

**BDV[1:0]:** Border LUT selection

KWR mode (KW/R=0)

DDX[0]	BDV[1:0]	LUT
0	00	LUTBD
	01	LUTR
	10	LUTW
	11	LUTK
1 (Default)	00	LUTK
	01	LUTW
	10	LUTR
	11	LUTBD

KW mode (KW/R=1)

DDX[0]	BDV[1:0]	LUT
0	00	LUTBD
	01	LUTKW (1 → 0)
	10	LUTWK (0 → 1)
	11	LUTKK (0 → 0)
1 (Default)	00	LUTKK (0 → 0)
	01	LUTWK (1 → 0)
	10	LUTKW (0 → 1)
	11	LUTBD

**N2OCP:** Copy frame data from NEW data to OLD data enable control after display refresh with NEW/OLD in KW mode.  
**0:** Copy NEW data to OLD data disabled (default)      1: Copy NEW data to OLD data enabled

**DDX[1:0]:** Data polarity.

Under KWR mode (KW/R=0):

DDX[1] is for RED data.  
DDX[0] is for K/W data,

DDX[1:0]	Data {Red, K/W}	LUT
00	00	LUTW
	01	LUTK
	10	LUTR
	11	LUTR
<b>01 (Default)</b>	00	LUTK
	01	LUTW
	10	LUTR
	11	LUTR

DDX[1:0]	Data {Red, K/W}	LUT
10	00	LUTR
	01	LUTR
	10	LUTW
	11	LUTK
11	00	LUTR
	01	LUTR
	10	LUTK
	11	LUTW

Under KW mode (KW/R=1):

DDX[1]=0 is for KW mode with NEW/OLD,  
DDX[1]=1 is for KW mode without NEW/OLD.


DDX[1:0]	Data {NEW, OLD}	LUT
00	00	LUTWW (0 → 0)
	01	LUTKW (1 → 0)
	10	LUTWK (0 → 1)
	11	LUTKK (1 → 1)
<b>01 (Default)</b>	00	LUTKK (0 → 0)
	01	LUTWK (1 → 0)
	10	LUTKW (0 → 1)
	11	LUTWW (1 → 1)

DDX[1:0]	Data {NEW}	LUT
10	0	LUTKW (1 → 0)
	1	LUTWK (0 → 1)
11	0	LUTWK (1 → 0)
	1	LUTKW (0 → 1)

**CDI[3:0]:** VCOM and data interval

CDI[3:0]	VCOM and Data Interval
0000 b	17 hsync
0001	16
0010	15
0011	14
0100	13
0101	12
0110	11
<b>0111</b>	<b>10 (Default)</b>

CDI[3:0]	VCOM and Data Interval
1000	9
1001	8
1010	7
1011	6
1100	5
1101	4
1110	3
1111	2



**(30) LOW POWER DETECTION (LPD) (R51H)**


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Detect Low Power	0	0	0	1	0	1	0	0	0	1
	1	1	-	-	-	-	-	-	-	LPD

51h  
01h

This command indicates the input power condition. Host can read this flag to learn the battery condition.

**LPD:** Internal Low Power Detection Flag

- 0: Low power input ( $V_{DD} < 2.5V, 2.4V, 2.3V,$  or  $2.2V$ , selected by  $LVD\_SEL[1:0]$  in command LVSEL)
- 1: Normal status (default)



**(31) END VOLTAGE SETTING (EVS) (R52H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
End Voltage Setting	0	0	0	1	0	1	0	0	1	0
	0	1	-	-	-	-	VCEND	-	BDEND[1:0]	

52h  
02h

This command selects source end voltage and border end voltage after LUTs are finished.

**VCEND:** VCOM end voltage selection

- 0b: VCOM\_DC      1b: floating

**BDEND[1:0]:** Border end voltage selection

- 00b: 0V      01b: 0V      10b: VCOM\_DC      11b: floating

**(32) TCON SETTING (TCON) (R60H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Gate/Source Non-overlap Period	0	0	0	1	1	0	0	0	0	0
	0	1	S2G[3:0]				G2S[3:0]			


60h  
22h

This command defines non-overlap period of Gate and Source.

**S2G[3:0] or G2S[3:0]:** Source to Gate / Gate to Source Non-overlap period

S2G[3:0] or G2S[3:0]	Period	S2G[3:0] or G2S[3:0]	Period
0000 b	4	1000 b	36
0001	8	1001	40
<b>0010</b>	<b>12 (Default)</b>	1010	44
0011	16	1011	48
0100	20	1100	52
0101	24	1101	56
0110	28	1110	60
0111	32	1111	64

Period Unit = 667 nS.



**(33) RESOLUTION SETTING (TRES) (R61H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Display Resolution	0	0	0	1	1	0	0	0	0	1	61h
	0	1	-	-	-	-	-	-	HRES[9:8]		03h
	0	1	HRES[7:3]					0	0	0	20h
	0	1	-	-	-	-	-	-	VRES[9:8]		02h
	0	1	VRES[7:0]								

This command defines resolution setting.

**HRES[9:3]:** Horizontal Display Resolution (Value range: 01h ~ 64h)

**VRES[9:0]:** Vertical Display Resolution (Value range: 001h ~ 258h)

Active channel calculation, assuming HST[9:0]=0, VST[9:0]=0:

Gate: First active gate = G0;  
Last active gate = VRES[9:0] - 1

Source: First active source = S0;  
Last active source = HRES[9:3]\*8 - 1

Example: 128 (source) x 272 (gate), assuming HST[9:0]=0, VST[9:0]=0

Gate: First active gate = G0,  
Last active gate = G271; (VRES[9:0] = 272, 272 - 1 = 271)

Source: First active source = S0,  
Last active source = S127; (HRES[9:3]=16, 16\*8 - 1 = 127)

**(34) GATE/SOURCE START SETTING (GSST) (R65H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Gate/Source Start	0	0	0	1	1	0	0	1	0	1	65h
	0	1	-	-	-	-	-	-	HST[9:8]		00h
	0	1	HST[7:3]					0	0	0	00h
	0	1	-	-	-	-	-	-	VST[9:8]		00h
	0	1	VST[7:0]								

This command defines resolution start gate/source position.

**HST[9:3]:** Horizontal Display Start Position (Source). (Value range: 00h ~ 63h)

**VST[9:0]:** Vertical Display Start Position (Gate). (Value range: 000h ~ 257h)

Example : For 128(Source) x 240(Gate)

HST[9:3] = 4 (HST[9:0] = 4\*8 = 32),  
VST[9:0] = 32

Gate: First active gate = G32 (VST[9:0] = 32),  
Last active gate = G271 (VRES[9:0] = 240, VST[9:0] = 32, 240-1+32=271)

Source: First active source = S32 (HST[9:0]= 32),  
Last active source = S239 (HRES[9:0] = 128, HST[9:0] = 32, 128-1+32=239)

**(35) REVISION (REV) (R70H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
LUT/Chip Revision	0	0	0	1	1	1	0	0	0	0	70h
	1	1	PROD_REV[23:16]								FFh
	1	1	PROD_REV[15:8]								FFh
	1	1	PROD_REV[7:0]								FFh
	1	1	LUT_REV[23:16]								FFh
	1	1	LUT_REV[15:8]								FFh
	1	1	LUT_REV[7:0]								FFh
	1	1	CHIP_REV[7:0]								0Ch

The command reads the product revision, LUT revision and chip revision.

**PROD\_REV[23:0]:** Product Revision. PROD\_REV[23:0] is read from OTP address 0x0BDD ~ 0X0BDF or 0x17DD ~ 0x17DF.

**LUT\_REV[23:0]:** LUT Revision. LUT\_REV[23:0] is read from OTP address 0x0BE0 ~ 0X0BE2 or 0x17E0.~ 0x17E2.

**CHIP\_REV[7:0]:** Chip Revision, fixed at 00001100b.

**(36) GET STATUS (FLG) (R71H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Read Flags	0	0	0	1	1	1	0	0	0	1	71h
	1	1	-	PTL_Flag	I <sup>2</sup> C_ERR	I <sup>2</sup> C_BUSYN	Data_Flag	PON	POF	BUSY_N	13h

This command reads the IC status.

**PTL\_Flag:** Partial display status (high: partial mode)

**I<sup>2</sup>C\_ERR:** I<sup>2</sup>C master error status

**I<sup>2</sup>C\_BUSYN:** I<sup>2</sup>C master busy status (low active)

**Data\_Flag:** Driver has already received all the one frame data

**PON:** Power ON status

**POF:** Power OFF status

**BUSY\_N:** Driver busy status (low active)



**(37) AUTO MEASURE VCOM (AMV) (R80H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically measure VCOM	0	0	1	0	0	0	0	0	0	0
	0	1	-	-	AMVT[1:0]		XON	AMVS	AMV	AMVE

80h  
10h

This command triggers auto VCOM sensing mechanism.

**AMVT[1:0]:** Auto Measure VCOM Time

00b: 3s  
10b: 8s

**01b: 5s (default)**  
11b: 10s

**XON:** All Gate ON of AMV

**0: Gate normally scan during Auto Measure VCOM period. (default)**  
1: All Gate ON during Auto Measure VCOM period.

**AMVS:** Source output of AMV

**0: Source output 0V during Auto Measure VCOM period. (default)**  
1: Source output VDHR during Auto Measure VCOM period.

**AMV:** Analog signal

**0: Get VCOM value with the VV command (R81h) (default)**  
1: Get VCOM value in analog signal. (External analog to digital converter)

**AMVE:** Auto Measure VCOM Enable (/Disable)

**0: No effect (default)**  
1: Trigger auto VCOM sensing.

**(38) VCOM VALUE (VV) (R81H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Automatically measure VCOM	0	0	1	0	0	0	0	0	0	1
	1	1	-	VV[6:0]						

81h  
00h

This command gets the VCOM value.

**VV[6:0]:** VCOM Value Output

VV [6:0]	VCOM Voltage (V)	VV [6:0]	VCOM Voltage (V)	VV [6:0]	VCOM Voltage (V)
000 0000b	-0.10	001 1011b	-1.45	011 0110b	-2.80
000 0001b	-0.15	001 1100b	-1.50	011 0111b	-2.85
000 0010b	-0.20	001 1101b	-1.55	011 1000b	-2.90
000 0011b	-0.25	001 1110b	-1.60	011 1001b	-2.95
000 0100b	-0.30	001 1111b	-1.65	011 1010b	-3.00
000 0101b	-0.35	010 0000b	-1.70	011 1011b	-3.05
000 0110b	-0.40	010 0001b	-1.75	011 1100b	-3.10
000 0111b	-0.45	010 0010b	-1.80	011 1101b	-3.15
000 1000b	-0.50	010 0011b	-1.85	011 1110b	-3.20
000 1001b	-0.55	010 0100b	-1.90	011 1111b	-3.25
000 1010b	-0.60	010 0101b	-1.95	100 0000b	-3.30
000 1011b	-0.65	010 0110b	-2.00	100 0001b	-3.35
000 1100b	-0.70	010 0111b	-2.05	100 0010b	-3.40
000 1101b	-0.75	010 1000b	-2.10	100 0011b	-3.45
000 1110b	-0.80	010 1001b	-2.15	100 0100b	-3.50
000 1111b	-0.85	010 1010b	-2.20	100 0101b	-3.55
001 0000b	-0.90	010 1011b	-2.25	100 0110b	-3.60
001 0001b	-0.95	010 1100b	-2.30	100 0111b	-3.65
001 0010b	-1.00	010 1101b	-2.35	100 1000b	-3.70
001 0011b	-1.05	010 1110b	-2.40	100 1001b	-3.75
001 0100b	-1.10	010 1111b	-2.45	100 1010b	-3.80
001 0101b	-1.15	011 0000b	-2.50	100 1011b	-3.85
001 0110b	-1.20	011 0001b	-2.55	100 1100b	-3.90
001 0111b	-1.25	011 0010b	-2.60	100 1101b	-3.95
001 1000b	-1.30	011 0011b	-2.65	100 1110b	-4.00
001 1001b	-1.35	011 0100b	-2.70	100 1111b	-4.05
001 1010b	-1.40	011 0101b	-2.75		

**(39) VCOM\_DC SETTING (VDCS) (R82H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set VCOM_DC	0	0	1	0	0	0	0	0	1	0
	0	1	-	VDCS[6:0]						

This command sets VCOM\_DC value

**VDCS[6:0]: VCOM\_DC Setting**

VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)	VDCS [6:0]	VCOM Voltage (V)
000 0000b	-0.10	001 1011b	-1.45	011 0110b	-2.80
000 0001b	-0.15	001 1100b	-1.50	011 0111b	-2.85
000 0010b	-0.20	001 1101b	-1.55	011 1000b	-2.90
000 0011b	-0.25	001 1110b	-1.60	011 1001b	-2.95
000 0100b	-0.30	001 1111b	-1.65	011 1010b	-3.00
000 0101b	-0.35	010 0000b	-1.70	011 1011b	-3.05
000 0110b	-0.40	010 0001b	-1.75	011 1100b	-3.10
000 0111b	-0.45	010 0010b	-1.80	011 1101b	-3.15
000 1000b	-0.50	010 0011b	-1.85	011 1110b	-3.20
000 1001b	-0.55	010 0100b	-1.90	011 1111b	-3.25
000 1010b	-0.60	010 0101b	-1.95	100 0000b	-3.30
000 1011b	-0.65	010 0110b	-2.00	100 0001b	-3.35
000 1100b	-0.70	010 0111b	-2.05	100 0010b	-3.40
000 1101b	-0.75	010 1000b	-2.10	100 0011b	-3.45
000 1110b	-0.80	010 1001b	-2.15	100 0100b	-3.50
000 1111b	-0.85	010 1010b	-2.20	100 0101b	-3.55
001 0000b	-0.90	010 1011b	-2.25	100 0110b	-3.60
001 0001b	-0.95	010 1100b	-2.30	100 0111b	-3.65
001 0010b	-1.00	010 1101b	-2.35	100 1000b	-3.70
001 0011b	-1.05	010 1110b	-2.40	100 1001b	-3.75
001 0100b	-1.10	010 1111b	-2.45	100 1010b	-3.80
001 0101b	-1.15	011 0000b	-2.50	100 1011b	-3.85
001 0110b	-1.20	011 0001b	-2.55	100 1100b	-3.90
001 0111b	-1.25	011 0010b	-2.60	100 1101b	-3.95
001 1000b	-1.30	011 0011b	-2.65	100 1110b	-4.00
001 1001b	-1.35	011 0100b	-2.70	100 1111b	-4.05
001 1010b	-1.40	011 0101b	-2.75		

**(40) PARTIAL WINDOW (PTL) (R90H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Set Partial Window	0	0	1	0	0	1	0	0	0	0	90h
	0	1	-	-	-	-	-	-	HRST[9:8]		00h
	0	1	HRST[7:3]					0	0	0	00h
	0	1	-	-	-	-	-	-	HRED[9:8]		03h
	0	1	HRED[7:3]					1	1	1	1Fh
	0	1	-	-	-	-	-	-	VRST[9:8]		00h
	0	1	VRST[7:0]					-	-	-	00h
	0	1	-	-	-	-	-	-	VRED[9:8]		02h
	0	1	VRED[7:0]					-	-	-	57h
	0	1	-	-	-	-	-	-	-	-	PT_SCAN

This command sets partial window.

**HRST[9:3]:** Horizontal start channel bank. (Value range: 00h~63h)

**HRED[9:3]:** Horizontal end channel bank. (Value range: 00h~63h). HRED must be greater than HRST.

**VRST[9:0]:** Vertical start line. (Value range: 000h~257h)

**VRED[9:0]:** Vertical end line. (Value range: 000h~257h). VRED must be greater than VRST.

**PT\_SCAN:** 0: Gates scan only inside of the partial window.  
 1: Gates scan both inside and outside of the partial window. (default)

**(41) PARTIAL IN (PTIN) (R91H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Partial In	0	0	1	0	0	1	0	0	0	1	91h

This command makes the display enter partial mode.

**(42) PARTIAL OUT (PTOUT) (R92H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Partial Out	0	0	1	0	0	1	0	0	1	0	92h

This command makes the display exit partial mode and enter normal mode.

**(43) PROGRAM MODE (PGM) (RA0H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Enter Program Mode	0	0	1	0	1	0	0	0	0	0	A0h

After this command is issued, the chip would enter the program mode.

After the programming procedure completed, a hardware reset is necessary for leaving program mode.

**(44) ACTIVE PROGRAM (APG) (RA1H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0	
Active Program OTP	0	0	1	0	1	0	0	0	0	1	A1h

After this command is transmitted, the programming state machine would be activated.


The BUSY\_N flag would fall to 0 until the programming is completed.

(45) READ OTP DATA (ROTP) (RA2H)

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Read OTP data for check	0	0	1	0	1	0	0	0	1	0
	1	1	The data of address 0x000 in the OTP							
	1	1	The data of address 0x001 in the OTP							
	1	1	:							
	1	1	The data of address (n-1) in the OTP							
	1	1	The data of address (n) in the OTP							

The command is used for reading the content of OTP for checking the data of programming.

The value of (n) is depending on the amount of programmed data, the max address = 0x17FF.



The sequence of programming OTP.

**(46) CASCADE SETTING (CCSET) (RE0H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Set Cascade Option	0	0	1	1	1	0	0	0	0	0
	0	1	-	-	-	-	-	-	TSFIX	CCEN

This command is used for cascade.

**TSFIX:** Let the value of slave's temperature is same as the master's.

**0:** Temperature value is defined by internal temperature sensor / external LM75. (default)

**1:** Temperature value is defined by TS\_SET[7:0] registers.

**CCEN:** Output clock enable/disable.

**0:** Output 0V at CL pin. (default)


**1:** Output clock at CL pin to slave chip.

**(47) POWER SAVING (PWS) (RE3H)**


Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Power Saving for VCOM & Source	0	0	1	1	1	0	0	0	1	1
	0	1	VCOM_W[3:0]				SD_W[3:0]			

This command is set for saving power during refreshing period. If the output voltage of VCOM / Source is from negative to positive or from positive to negative, the power saving mechanism will be activated. The active period width is defined by the following two parameters.

**VCOM\_W[3:0]:** VCOM power saving width (Unit: line period)



**SD\_W[3:0]:** Source power saving width (Unit: 660nS)



**(48) LVD VOLTAGE SELECT (LVSEL) (RE4H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Select LVD Voltage	0	0	1	1	1	0	0	1	0	0
	0	1	-	-	-	-	-	-	LVD_SEL[1:0]	

E4h  
03h

LVD\_SEL[1:0]: Low Power Voltage selection

LVD_SEL[1:0]	LVD value
00	< 2.2 V
01	< 2.3 V
10	< 2.4 V
11	< 2.5 V (default)

**(49) FORCE TEMPERATURE (TSSET) (RE5H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Force Temperature Value for Cascade	0	0	1	1	1	0	0	1	0	1
	0	1	TS_SET[7:0]							

E5h  
00h

This command is used for cascade to fix the temperature value of master and slave chip.

**(50) TEMPERATURE BOUNDARY PHASE-C2 (TSBDRY) (RE7H)**

Action	W/R	C/D	D7	D6	D5	D4	D3	D2	D1	D0
Temperature Boundary Phase-C2	0	0	1	1	1	0	0	1	1	1
	0	1	TSBDRY_PHC2[7:0]							

E7h  
00h

This command is used to set the temperature boundary to judge whether booster phase-C2 is applied or not.


**HOST INTERFACES**

UC8179 provides 3-wire/4-wire serial interface for command and display data transferred from the MCU. The serial interface supports 8-bit mode. Data can be input/output by clocks while the chip is active (CSB =LOW). While input, data are written in order from MSB at the clock rising edge. When too many parameters are input, the chip accepts only defined parameters, and ignores undefined ones.

BS	Interface	CSB	DC	SCL	SDA
High	3-wire SPI	Available	Fix to GND	Available	Available
Low	4-wire SPI	Available	Available	Available	Available


**3 wire SPI format**

Data / Command is recognized with the first bit transferred. Data are transferred in the unit of 9 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 9 bits. (The serial counter is reset at the rising edge of the CSB signal.)



**Figure: 3-wire SPI write operation**

The MSB bit of data will be output at SDA pin after the 1<sup>st</sup> SCL falling edge, if the 1<sup>st</sup> input data at SDA is high.




**Figure: 3-wire SPI read operation**




**4 wire SPI format**

Data / Command is recognized with DC pin. Data are transferred in the unit of 8 bits. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 8 bits. (The serial counter is reset at the rising edge of the CSB signal.)



**Figure: 4-wire SPI write operation**

The MSB bit of data will be output at SDA pin after the CSB falling edge, if DC pin is High.



**Figure: 4-wire SPI read operation**

**3 wire dual SPI format**

Data / Command is recognized with the first bit transferred at SDA. Data are transferred in the unit of 5 SPI clocks. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 5 SPI clocks. (The serial counter is reset at the rising edge of the CSB signal.) In 3-wire dual SPI mode, SDA and SDA1 are only input mode for data write transmission.




Figure: 3-wire dual SPI write operation

**4 wire dual SPI format**

Data / Command is recognized with DC pin. Data are transferred in the unit of 4 SPI clocks. To prevent malfunction due to noise, it is recommended to set the CSB signal to HIGH every 4 SPI clocks. (The serial counter is reset at the rising edge of the CSB signal.) In 4-wire dual SPI mode, SDA and SDA1 are only input mode for data write transmission.





Figure: 4-wire dual SPI write operation

**POWER MANAGEMENT**

**Power ON/OFF Sequence**


1. Temperature sensor will be activated automatically for one-time sensing before enabling booster.
2. After refreshing display, VCOM will be set to floating automatically.
3. After RST\_N rising, the waiting time for internal initial processing, greater than 1mS, is necessary. Any commands transmitted to chip during this time will be ignored.



**Data Transmission Waveform**


**Example 1:** After 3 cases, the VCOM driver will send 2 frame VCOM\_DC and then floating; and source drivers output 0V.

1. All 7 LUT states (KW mode) or 10 LUT states (KWR mode) complete and VCEND=0.
2. Meet the state whose Times to Repeat =0 and VCEND=0
3. Meet the state whose all Number of Frames =0 and VCEND=0



**Example 2:** After 4 cases, the VCOM driver will send 2 frame VCOM\_DC and then floating; and source drivers output 0V.


1. While level selection in LUT (LUTC only) is "1111\_1111b", all frame number are not '0' and repeat times are not '0', the driver will float VCOM.
2. All 7 LUT states (KW mode) or 10 LUT states (KWR mode) complete and VCEND=1.
3. Meet the state whose Times to Repeat =0 and VCEND=1.
4. Meet the state whose all Number of Frames =0 and VCEND=1.



**Display Refresh Waveform**


**Example 1:** After 3 cases, the VCOM driver will send 2 frame VCOM\_DC and then floating; and source drivers output 0V.

1. All 7 LUT states (KW mode) or 10 LUT states (KWR mode) complete and VCEND=0.
2. Meet the state whose Times to Repeat =0 and VCEND=0
3. Meet the state whose all Number of Frames =0 and VCEND=0



**Example 2:** After 4 cases, the VCOM driver will send 2 frame VCOM\_DC and then floating; and source drivers output 0V.

1. While level selection in LUT (LUTC only) is "1111\_1111b", all frame number are not '0' and repeat times are not '0', the driver will float VCOM.
2. All 7 LUT states (KW mode) or 10 LUT states (KWR mode) complete and VCEND=1.
3. Meet the state whose Times to Repeat =0 and VCEND=1.
4. Meet the state whose all Number of Frames =0 and VCEND=1.



**BUSY\_N Signal**

Commands, except reading command, are restricted by refreshing display (DRF / DSP) as listed in the following table.

BUSY\_N is used to represent the status of internal action. Commands activating internal operation or calculation will cause BUSY\_N falling to LOW. After actions completed, BUSY\_N will return to HIGH.

Command	Refresh Restriction	BUSY_N flag
PSR	X	No action
PWR	X	No action
POF	X	Flag
PFS	X	No action
PON	X	Flag
PMES	X	Flag
BTST	X	No action
DSLPL	X	Flag
AUTO	X	Flag
DTM1	X	No action
DSP	X	Flag
DRF	X	Flag
DTM2	X	No action
DUSPI_EN	X	No action
LUTC	X	No action
LUTWW	X	No action
LUTWB/LUTW	X	No action
LUTBW/LUTR	X	No action
LUTBB/LUTB	X	No action
LUTOPT	X	No action
KWOPT	X	No action
PLL	X	No action
TSC	X	Flag
TSE	X	No action
TSW	X	No action
TSR	X	No action
PBC	X	No action
CDI	X	No action
LPD	X	Flag
EVS	X	No action
TCON	X	No action
TRES	X	No action
GSST	X	No action
REV	V	No action
FLG	V	No action
AMV	X	Flag
VV	V	No action
VDCS	X	No action
PTL	X	No action
PTIN	X	No action
PTOUT	X	No action
PGM	X	No action
APG	X	Flag
ROTP	X	No action
CCSET	X	No action
PWS	X	No action
LVSEL	X	No action
TSSET	X	No action
TSBDY	X	No action

V: Accepted, X: Ignored

## OTP ADDRESS MAPPING

The size of the internal One Time Programmable (OTP) memory is 6K bytes, and the address is from 0x000 to 0x17FF. The unprogrammed bit is logic 1. Only the bit at logic 1 can be programmed to logic 0, but the bit at logic 0 can't be changed to logic 1. There is one area (0x0BF0~0x0BFF) reserved for UltraChip only. Write all 0xFF of data to skip the area. The recommended voltage of VPP during programming is 7.75V. In conditions other than programming, let VPP float or be connected to GND. The maximum current of VPP during programming is 5mA.

There are 2 banks in the internal OTP, and each bank has 3K bytes storage memory. The formats of each bank are the same, and the selection of bank is controlled by Check Code (0x0000 and 0x0C00). The 2 banks are used for two times programming.

**Table 1: OTP Address Map**

Bank0		Bank1	
Address	Content	Address	Content
0x0000	Check Code (0xA5)	0x0C00	Check Code (0xA5)
0x0001	Temperature Boundary 0 (TB0)	0x0C01	Temperature Boundary 0 (TB0)
0x0002	Temperature Boundary 1 (TB1)	0x0C02	Temperature Boundary 1 (TB1)
0x0003	Temperature Boundary 2 (TB2)	0x0C03	Temperature Boundary 2 (TB2)
0x0004	Temperature Boundary 3 (TB3)	0x0C04	Temperature Boundary 3 (TB3)
0x0005	Temperature Boundary 4 (TB4)	0x0C05	Temperature Boundary 4 (TB4)
0x0006	Temperature Boundary 5 (TB5)	0x0C06	Temperature Boundary 5 (TB5)
0x0007	Temperature Boundary 6 (TB6)	0x0C07	Temperature Boundary 6 (TB6)
0x0008	Temperature Boundary 7 (TB7)	0x0C08	Temperature Boundary 7 (TB7)
0x0009	Temperature Boundary 8 (TB8)	0x0C09	Temperature Boundary 8 (TB8)
0x000A	Temperature Boundary 9 (TB9)	0x0C0A	Temperature Boundary 9 (TB9)
0x000B	Temperature Boundary 10 (TB10)	0x0C0B	Temperature Boundary 10 (TB10)
0x000C~0x001E	Command Defatult Setting (Note 1)	0x0C0C~0x0C1E	Command Defatult Setting (Note 1)
0x001F~0x0048	Border LUT	0x0C1F~0x0C48	Border LUT
0x0049~0x013F	TR0 (Note 2)	0x0C49~0x0D3F	TR0 (Note 2)
0x0140~0x0236	TR1 (Note 2)	0x0D40~0x0E36	TR1 (Note 2)
0x0237~0x032D	TR2 (Note 2)	0x0E37~0x0F2D	TR2 (Note 2)
0x032E~0x0424	TR3 (Note 2)	0x0F2E~0x1024	TR3 (Note 2)
0x0425~0x051B	TR4 (Note 2)	0x1025~0x111B	TR4 (Note 2)
0x051C~0x0612	TR5 (Note 2)	0x111C~0x1212	TR5 (Note 2)
0x0613~0x0709	TR6 (Note 2)	0x1213~0x1309	TR6 (Note 2)
0x070A~0x0800	TR7 (Note 2)	0x130A~0x1400	TR7 (Note 2)
0x0801~0x08F7	TR8 (Note 2)	0x1401~0x14F7	TR8 (Note 2)
0x08F8~0x09EE	TR9 (Note 2)	0x14F8~0x15EE	TR9 (Note 2)
0x09EF~0x0AE5	TR10 (Note 2)	0x15EF~0x16E5	TR10 (Note 2)
0x0AE6~0x0BDC	TR11 (Note 2)	0x16E6~0x17DC	TR11 (Note 2)
0x0BDD~0x0BDF	Production Version[23:0]	0x17DD~0x17DF	Production Version[23:0]
0x0BE0~0x0BE2	LUT Version[23:0]	0x17E0~0x17E2	LUT Version[23:0]
0x0BE3~0x0BEF	Blank (Note 3)	0x17E3~0x17FF	Blank (Note 3)
0x0BF0~0x0BFF	Reserved (Note 3)		

### Note:

- (1) See section "COMMAND DEFAULT SETTING" for more detail.
- (2) See section "LUT FORMAT IN OTP" for more detail.
- (3) "Blank" is available for user and "Reserved" is for Ultrachip definition.

## TEMPERATURE RANGE

The temperature selection mechanism consists of a less-than-or-equal-to operator and 11 temperature boundary settings (TBx) to determine 12 temperature ranges. The sequence of mechanism is from TB0 to TB10, as shown below. If less than 12 temperature ranges are used, the last TBx must be set to 0x7F to end the mechanism.

Procedure Order	Comparison Condition	Action & Segment Selection
1-0. Read 0x0000	Content = 0xA5 ?	Yes: Jump to Procedure 2 (Bank0), No: Jump to Procedure 1-1
1-1. Read 0x0C00	Content = 0xA5 ?	Yes: Jump to Procedure 2 (Bank1), No: Stop Refresh
2. Read 0x0001 / 0x0C01	Real Temperature $\leq$ TB0	Use TR0's table & setting, exit
3. Read 0x0002 / 0x0C02	Real Temperature $\leq$ TB1	Use TR1's table & setting, exit
4. Read 0x0003 / 0x0C03	Real Temperature $\leq$ TB2	Use TR2's table & setting, exit
5. Read 0x0004 / 0x0C04	Real Temperature $\leq$ TB3	Use TR3's table & setting, exit
6. Read 0x0005 / 0x0C05	Real Temperature $\leq$ TB4	Use TR4's table & setting, exit
7. Read 0x0006 / 0x0C06	Real Temperature $\leq$ TB5	Use TR5's table & setting, exit
8. Read 0x0007 / 0x0C07	Real Temperature $\leq$ TB6	Use TR6's table & setting, exit
9. Read 0x0008 / 0x0C08	Real Temperature $\leq$ TB7	Use TR7's table & setting, exit
10. Read 0x0009 / 0x0C09	Real Temperature $\leq$ TB8	Use TR8's table & setting, exit
11. Read 0x000A / 0x0C0A	Real Temperature $\leq$ TB9	Use TR9's table & setting, exit
12. Read 0x000B / 0x0C0B	Real Temperature $\leq$ TB10	Use TR10's table & setting, exit
13. Other	Real Temperature $>$ TB10	Use TR11's table & setting, finish

**Note:** TRx's content is defined in "LUT FORMAT IN OTP" section.

Example:

If temperature = -20 °C, TR0 is selected.

If temperature = -10 °C, TR1 is selected.

If temperature = 0 °C, TR2 is selected.


If temperature = 20 °C, TR4 is selected.

If temperature = 40 °C, TR5 is selected.

If temperature > 40 °C, TR5 is selected.

OTP Address	Content	
002h	0xF1	(-15 °C)
003h	0xFB	(-5 °C)
004h	0x00	( 0 °C)
005h	0x0A	( 10 °C)
006h	0x1E	( 30 °C)
007h	0x7F	-





Temperature Selection Mechanism

## COMMAND DEFAULT SETTING

This function can modify the default value of command registers by the OTP content between address 0x000C~0x001E (or 0x0C0C~0x0C1E). The data of address 0x000C (or 0x0C0C) is the enable key of the function. Changing default value function is used to reduce the initial code length executed by the microcontroller.

Address (Hex)	D7	D6	D5	D4	D3	D2	D1	D0	Command	Registers	Original
0x000C	#	#	#	#	#	#	#	#	Check Code	0xA5 (Enable Key)	--
0x000D	--	--	#	#	#	#	--	--	PSR	REG, KW/R, UD, SHL	0x0F
0x000E	#	#	#	#	#	#	#	#	BTST	BT_PHA[7:0]	0x17
0x000F	#	#	#	#	#	#	#	BT_PHB[7:0]		0x17	
0x0010	--	--	#	#	#	#	#	BT_PHC1[5:0]		0x17	
0x0011	#	--	#	#	#	#	#	PHC2EN, BT_PHC2[5:0]		0x17	
0x0012	--	--	--	--	--	--	#	#	KWOPT	ATRED, NORED	0x00
0x0013	#	--	#	#	#	--	#	#	CDI	BDZ, BDV[1:0], N2OCP, DDX[1:0]	0x31
0x0014	--	--	--	--	#	#	#	#		CDI[3:0]	0x07
0x0015	#	#	#	#	#	#	#	#	TCON	S2G[3:0], G2S[3:0]	0x22
0x0016	--	#	#	#	#	#	#	#	TRES	HRES[9:3]	0x64
0x0017	--	--	--	--	--	--	#	#		VRES[9:0]	0x02
0x0018	#	#	#	#	#	#	#	#			0x58
0x0019	--	#	#	#	#	#	#	#	GSST	HST[9:3]	0x00
0x001A	--	--	--	--	--	--	#	#		VST[9:0]	0x00
0x001B	#	#	#	#	#	#	#	#			0x00
0x001C	#	#	#	#	#	#	#	#	PWS	VCOM_W[3:0], SD_W[3:0]	0x00
0x001D	--	--	--	--	--	--	#	#	LVSEL	LVD_SEL[1:0]	0x03
0x001E	#	#	#	#	#	#	#	#	TSBDRY	TSBDRY_PHC2[7:0]	0x00

### LUT FORMAT IN OTP

There are 12 TRs (temperature range) in a bank. Each TR has independant frame rate, voltage, XON settings, KW option enable setting and LUTs. The format of LUT is different in different mode. In KWR mode, there are only 4 LUTs including LUTC, LUTR, LUTW and LUTB in TRs. LUTC, LUTR, LUTW and LUTB have 10 states. In KW mode, there are 5 LUTs including LUT, LUTWW, LUTBW, LUTWB and LUTBB in TRs. All LUTs have 7 states. Besides, there is 1 common border LUT, regardless of temperature range, in KWR mode or KW mode.

**Common Border LUT Table**


Common Border LUT Table	KWR Mode or KW Mode	
	Address (Bank0 / Bank1)	Content
	0x001F ~ 0x0048 / 0x0C1F ~ 0x0C48	LUTBD

**Separate VCOM LUT and Source LUT (Example: Bank0 / TR0)**

	KWR Mode (KW/R=0)		KW Mode (KW/R=1)	
	Address	Content	Address	Content
TR0	0x0049	Frame Rate[3:0], VCEND, VG Voltage[2:0]	0x0049	Frame Rate[3:0],VCEND,VG Voltage[2:0]
	0x004A	BDEND[1:0], VDH Voltage[5:0]	0x004A	BDEND[1:0], VDH Voltage[5:0]
	0x004B	XON[9:8], VDL Voltage [5:0]	0x004B	XON[9:8], VDL Voltage [5:0]
	0x004C	KWE[9:8], VDHR Voltage [5:0]	0x004C	KWE[9:8], VDHR Voltage [5:0]
	0x004D	XON [7:0]	0x004D	XON [7:0]
	0x004E	0b, VCOM_DC[6:0]	0x004E	0b, VCOM_DC[6:0]
	0x004F	KWE[7:0]	0x004F	LUTC (7 states)
	0x0050   0x008B	LUTR (10 states)	0x0078   0x0079	LUTWW (7 states)
	0x008C   0x00C7	LUTW (10 states)	0x00A2   0x00A3	LUTKW (7 states)
	0x00C8   0x0103	LUTB (10 states)	0x00CC   0x00CD	LUTWB (7 states)
	0x0104   0x013F	LUTB (10 states)	0x00F6   0x00F7	LUTBB (7 states)
			0x0120   0x0121	Reserved
			0x0121   0x013F	

### DEEP SLEEP MODE

After deep sleep command (R07H) is transmitted, UC8179 enter “Deep Sleep Mode”, and leaves by RST\_N falling. In “Deep Sleep Mode”, the control signals are recommended tied to 0v to avoid IO leakage current. And the die must be keep away from light which causes photoelectric effect to make internal nodes unstable.



### PANEL BREAK CHECK

The panel break check (PBC) function is accomplished by testing the connection of the ITO along panel edge. If the panel is broken, the loop ITO may be cut off. The connection check is judged by signal transmission from CHKGO to CHKGI.




Figure: Panel break check layout example






Figure: Panel Break Check (PBC) Sequence

**CASCADE APPLICATION CIRCUIT**

All commands sent to **Master** must be also sent to **Slave** except for data writing (DTM1 and DTM2). The display data must be separated to two parts, one is for **Master** and another is for **Slave**. They are transmitted to **Master** and **Slave** individually by using CSB1 and CSB2.



**BOOSTER APPLICATION CIRCUIT**



**Note:**

1. The capacitor value of VGH/VGL must be equal or more than the one of VDH/VDL/VDHR.

**Recommended Device**

1. Switch MOS NMOS: Vishay Si1308EDL ( $V_{DS} > 20V$ ,  $I_D > 500mA$ ,  $V_{GS(th)} < 1.5V$ ,  $C_{iss} < 200pF$ ,  $R_{DS(on)} < 400m\Omega$ )
2. Schottky Diode: OnSemi MBR0530 ( $V_R > 20V$ ,  $I_F > 500mA$ ,  $I_R < 1mA @ V_R=15V$ ,  $T_A=100^\circ C$ )
3. Inductance: Bourns SRN2010TA-1R5Y ( $DCR < 0.5\Omega$ ,  $I_{sat} > 1.2A @ 25^\circ C$ )

**Recommended Resistor**

Item	Pins	Resistance
Powers	VDD, VDDA, VDDIO, GND, GNDA, VDM	< 10 Ω
Boosters	VGL, VGH, GDR, RESE	< 10 Ω
Regulators	VDH, VDL, VDHR, VCOM, VDDD, VDDDO	< 10 Ω
Logics	MS, BS, CSB, SCL, SDA, SDA1, GDR, etc.	< 50 Ω
OTP	VPP	< 20 Ω

**ABSOLUTE MAXIMUM RATINGS**

Signal	Item	Min	Max.	Unit
VDD, VDDIO, VDDA	Logic Supply voltage	-0.3	+6.0	V
VPP	OTP programming voltage	-0.3	+8.0	V
VI	Digital input range	-0.3	VDDIO+0.3	V
VGH-VGL	Supply range	-	+44.0	V
<b>Source</b>				
VDH	Analog supply voltage – positive		+16	V
VDL	Analog supply voltage -- negative		-16	V
VDHR	Analog supply voltage – positive		+16	V
<b>Gate</b>				
VGH	Analog supply voltage – positive	-0.3	+22	V
VGL	Analog supply voltage -- negative	-22	0.3	V
TSTG	Storage temperature range	-55	+125	°C

**Warning:**

If ICs are stressed beyond those listed above “absolute maximum ratings”, they may be permanently destroyed. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.




## DC CHARACTERISTICS

Symbol	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
VDDIO	IO supply voltage		2.3	3.3	3.6	V
VDD	Supply voltage		2.3	3.3	3.6	V
VDDA	DCDC driver supply voltage		2.3	3.3	3.6	V
VIL	LOW Level input voltage	Digital input pins	0	--	0.3xVDD	V
VIH	HIGH Level input voltage	Digital input pins	0.7xVDDIO	--	VDDIO	V
VOH	HIGH Level output voltage	Digital input pins, IOH=400uA	VDDIO-0.4	--	--	V
VOL	LOW Level Output voltage	Digital input pins, IOL=-400uA	0	--	0.4	V
IIN	Input leakage current	Digital input pins except pull-up, pull-down pin	-1	--	1	uA
RIN	Pull-up/down impedance			200		KΩ
Top	Operating temperature		-30		85	°C
dVGH	VGH Supply voltage dev		-400	0	+400	mV
dVGL	VGL Supply voltage dev		-400	0	+400	mV
VGH-VGL	Voltage Range of VGH - VGL		--		40	V
dVDH	Supply voltage dev		-200	0	+200	mV
dVDL	Supply voltage dev		-200	0	+200	mV
dVDHR	Supply voltage dev		-200	0	+200	mV
dVCOM	Supply voltage dev		-200	0	+200	mV
RON	Driver Output Resistance	For source driver, TOP=25°C, VOUT = ±15V		16.0	38.4	KΩ
		For gate driver, TOP=25°C, VOUT = ±20V		4.0	8	


VDD=VDDA=VDDIO=3.0V, TOP=25.0 °C

Symbol	Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
IVDD	Digital deep sleep current	VDDD OFF	--	0.3	0.5	uA	
	Digital stand-by current	All stopped	--	8.2	10.0	uA	
	Digital operating current		--	--	0.1	mA	
IVDDIO	IO deep sleep current	VDDD OFF	--	0.1	0.3	uA	
	IO stand-by current	Booster OFF	--	2.5	4.0	uA	
	IO operating current	No load	--	--	0.1	mA	
IVDDA	DCDC deep sleep current	VDDD OFF	--	0.1	0.3	uA	
	DCDC stand-by current	Booster OFF	--	15.5	20.0	uA	
	DCDC operating current	Source output VDH/VDL, Duty=0.5, Period =126us VCOM DC No load		--	--	4.0	mA
		Source output VDH/VDL, Duty=0.5, Period =126us, VCOM DC External cap: 415pF, NMOS=340pF		--	--	20.0	

**AC CHARACTERISTICS**



**Figure: 3-wire Serial Interface Characteristics (Write mode)**



**Figure: 3-wire Serial Interface Characteristics (Read mode)**

Symbol	Signal / Parameter	Conditions	Min.	Typ.	Max.	Unit
T <sub>CSS</sub>	CSB	Chip select setup time	60			ns
T <sub>Csh</sub>		Chip select hold time	65			ns
T <sub>scC</sub>		Chip select setup time	20			ns
T <sub>ChW</sub>		Chip select setup time	40			ns
T <sub>scYcW</sub>	SCL	Serial clock cycle (Write)	100			ns
T <sub>shW</sub>		SCL "H" pulse width (Write)	35			ns
T <sub>slW</sub>		SCL "L" pulse width (Write)	35			ns
T <sub>scYcR</sub>		Serial clock cycle (Read)	150			ns
T <sub>shR</sub>		SCL "H" pulse width (Read)	60			ns
T <sub>slR</sub>		SCL "L" pulse width (Read)	60			ns
T <sub>sdS</sub>	SDA (DIN)	Data setup time	30			ns
T <sub>sdH</sub>		Data hold time	30			ns
T <sub>acc</sub>	SDA	Access time			50	ns
T <sub>oH</sub>	SDA (DOUT)	Output disable time	15			ns




Figure: 4-wire Serial Interface Characteristics (Write mode)







Figure: 4-wire Serial Interface Characteristics (Read mode)

Symbol	Signal / Parameter	Conditions	Min.	Typ.	Max.	Unit
T <sub>CSS</sub>	CSB	Chip select setup time	60			ns
T <sub>CSH</sub>		Chip select hold time	65			ns
T <sub>SCC</sub>		Chip select setup time	20			ns
T <sub>CHW</sub>		Chip select setup time	40			ns
T <sub>SCYCW</sub>	SCL	Serial clock cycle (Write)	100			ns
T <sub>SHW</sub>		SCL "H" pulse width (Write)	35			ns
T <sub>SLW</sub>		SCL "L" pulse width (Write)	35			ns
T <sub>SCYCR</sub>		Serial clock cycle (Read)	150			ns
T <sub>SHR</sub>		SCL "H" pulse width (Read)	60			ns
T <sub>SLR</sub>		SCL "L" pulse width (Read)	60			ns
T <sub>DCS</sub>	DC	DC setup time	30			ns
T <sub>DCH</sub>		DC hold time	30			ns
T <sub>SDS</sub>	SDA (DIN)	Data setup time	30			ns
T <sub>SDH</sub>		Data hold time	30			ns
T <sub>ACC</sub>	SDA (DOU)	Access time			50	ns
T <sub>OH</sub>		Output disable time	15			ns

**PHYSICAL DIMENSIONS**


Die Size:	(18512 $\mu\text{M}$ $\pm$ 40 $\mu\text{M}$ ) x (1142 $\mu\text{M}$ $\pm$ 40 $\mu\text{M}$ )
Die Thickness:	300 $\mu\text{M}$ $\pm$ 20 $\mu\text{M}$
Die TTV:	(D <sub>MAX</sub> - D <sub>MIN</sub> ) within die $\leq$ 2 $\mu\text{M}$
Bump Height:	15 $\mu\text{M}$ $\pm$ 3 $\mu\text{M}$ (H <sub>MAX</sub> - H <sub>MIN</sub> ) within die $\leq$ 2 $\mu\text{M}$
Bump Size:	12 $\mu\text{M}$ x 100 $\mu\text{M}$ $\pm$ 2 $\mu\text{M}$
Bump Area:	1200 $\mu\text{M}^2$
Bump Pitch:	13 $\mu\text{M}$
Bump Space:	1 $\mu\text{M}$ $\pm$ 3 $\mu\text{M}$
Hardness:	65 Hv $\pm$ 15Hv
Shear:	/ 5g/Mil <sup>2</sup>
Coordinate origin:	Chip center
Pad reference:	Pad center





**ALIGNMENT MARK INFORMATION**


**Location:**



D-Left Mark

D-Right Mark

**Shapes and Points:**



**Point Coordinates:**

Point	D-Left Mark		D-Right Mark	
	X	Y	X	Y
C (X)	-9183	-498	9183	-498
1	-9193	-468	9173	-468
2	-9173	-468	9193	-468
3	-9173	-488	9193	-488
4	-9153	-488	9213	-488
5	-9153	-508	9213	-508
6	-9173	-508	9193	-508
7	-9173	-528	9193	-528
8	-9193	-528	9173	-528
9	-9193	-508	9173	-508
10	-9213	-508	9153	-508
11	-9213	-488	9153	-488
12	-9193	-488	9173	-488
13	-9213	-468	9203	-468
14	-9203	-468	9213	-468
15	-9203	-478	9213	-478
16	-9213	-478	9203	-478

## PAD COORDINATES

#	Pad	X	Y	W	H
1	DUMMY	-9062	-515	26	70
2	DUMMY	-9016	-515	26	70
3	VCOM	-8970	-515	26	70
4	VCOM	-8924	-515	26	70
5	VCOM	-8878	-515	26	70
6	VCOM	-8832	-515	26	70
7	VCOM	-8786	-515	26	70
8	VCOM	-8740	-515	26	70
9	VCOM	-8694	-515	26	70
10	VCOM	-8648	-515	26	70
11	VCOM	-8602	-515	26	70
12	VCOM	-8556	-515	26	70
13	VCOM	-8510	-515	26	70
14	VCOM	-8464	-515	26	70
15	VCOM	-8418	-515	26	70
16	VCOM	-8372	-515	26	70
17	VCOM	-8326	-515	26	70
18	VCOM	-8280	-515	26	70
19	VCOM	-8234	-515	26	70
20	VCOM	-8188	-515	26	70
21	VCOM	-8142	-515	26	70
22	VDM	-8096	-515	26	70
23	VGL	-8050	-515	26	70
24	VGL	-8004	-515	26	70
25	VGL	-7958	-515	26	70
26	VGL	-7912	-515	26	70
27	VGL	-7866	-515	26	70
28	VGL	-7820	-515	26	70
29	VGL	-7774	-515	26	70
30	VGL	-7728	-515	26	70
31	VGL	-7682	-515	26	70
32	VGL	-7636	-515	26	70
33	VGL	-7590	-515	26	70
34	VGL	-7544	-515	26	70
35	VGL	-7498	-515	26	70
36	VGL	-7452	-515	26	70
37	VDM	-7406	-515	26	70
38	VDL	-7360	-515	26	70
39	VDL	-7314	-515	26	70
40	VDL	-7268	-515	26	70
41	VDL	-7222	-515	26	70
42	VDL	-7176	-515	26	70
43	VDL	-7130	-515	26	70
44	VDL	-7084	-515	26	70
45	VDL	-7038	-515	26	70
46	VDL	-6992	-515	26	70
47	VDL	-6946	-515	26	70
48	VDL	-6900	-515	26	70
49	VDL	-6854	-515	26	70
50	GND	-6808	-515	26	70
51	VGH	-6762	-515	26	70
52	VGH	-6716	-515	26	70
53	VGH	-6670	-515	26	70
54	VGH	-6624	-515	26	70
55	VGH	-6578	-515	26	70
56	VGH	-6532	-515	26	70
57	VGH	-6486	-515	26	70

#	Pad	X	Y	W	H
58	VGH	-6440	-515	26	70
59	VGH	-6394	-515	26	70
60	VGH	-6348	-515	26	70
61	VGH	-6302	-515	26	70
62	VGH	-6256	-515	26	70
63	VGH	-6210	-515	26	70
64	VGH	-6164	-515	26	70
65	GND	-6118	-515	26	70
66	VDH	-6072	-515	26	70
67	VDH	-6026	-515	26	70
68	VDH	-5980	-515	26	70
69	VDH	-5934	-515	26	70
70	VDH	-5888	-515	26	70
71	VDH	-5842	-515	26	70
72	VDH	-5796	-515	26	70
73	VDH	-5750	-515	26	70
74	VDH	-5704	-515	26	70
75	VDH	-5658	-515	26	70
76	VDH	-5612	-515	26	70
77	VDH	-5566	-515	26	70
78	GND	-5520	-515	26	70
79	VPP	-5474	-515	26	70
80	VPP	-5428	-515	26	70
81	VPP	-5382	-515	26	70
82	VPP	-5336	-515	26	70
83	VPP	-5290	-515	26	70
84	VPP	-5244	-515	26	70
85	VPP	-5198	-515	26	70
86	VPP	-5152	-515	26	70
87	VPP	-5106	-515	26	70
88	VPP	-5060	-515	26	70
89	DUMMY	-5014	-515	26	70
90	DUMMY	-4968	-515	26	70
91	DUMMY	-4922	-515	26	70
92	DUMMY	-4876	-515	26	70
93	DUMMY	-4830	-515	26	70
94	DUMMY	-4784	-515	26	70
95	DUMMY	-4738	-515	26	70
96	DUMMY	-4692	-515	26	70
97	DUMMY	-4646	-515	26	70
98	DUMMY	-4600	-515	26	70
99	DUMMY	-4554	-515	26	70
100	DUMMY	-4508	-515	26	70
101	DUMMY	-4462	-515	26	70
102	DUMMY	-4416	-515	26	70
103	VDDDO	-4370	-515	26	70
104	VDDDO	-4324	-515	26	70
105	VDDDO	-4278	-515	26	70
106	VDDDO	-4232	-515	26	70
107	VDDDO	-4186	-515	26	70
108	VDDDO	-4140	-515	26	70
109	VDDDO	-4094	-515	26	70
110	VDDDO	-4048	-515	26	70
111	VDDD	-4002	-515	26	70
112	VDDD	-3956	-515	26	70
113	VDDD	-3910	-515	26	70
114	VDDD	-3864	-515	26	70

#	Pad	X	Y	W	H
115	VDDD	-3818	-515	26	70
116	VDDD	-3772	-515	26	70
117	VDDD	-3726	-515	26	70
118	VDDD	-3680	-515	26	70
119	GND	-3634	-515	26	70
120	GND	-3588	-515	26	70
121	GND	-3542	-515	26	70
122	GND	-3496	-515	26	70
123	GND	-3450	-515	26	70
124	GND	-3404	-515	26	70
125	GND	-3358	-515	26	70
126	GND	-3312	-515	26	70
127	GND	-3266	-515	26	70
128	GND	-3220	-515	26	70
129	GND	-3174	-515	26	70
130	GND	-3128	-515	26	70
131	GND	-3082	-515	26	70
132	GND	-3036	-515	26	70
133	GND	-2990	-515	26	70
134	GND	-2944	-515	26	70
135	GND	-2898	-515	26	70
136	GND	-2852	-515	26	70
137	GND	-2806	-515	26	70
138	GND	-2760	-515	26	70
139	VDM	-2714	-515	26	70
140	VDM	-2668	-515	26	70
141	VDM	-2622	-515	26	70
142	VDM	-2576	-515	26	70
143	VDD	-2530	-515	26	70
144	VDD	-2484	-515	26	70
145	VDD	-2438	-515	26	70
146	VDD	-2392	-515	26	70
147	VDD	-2346	-515	26	70
148	VDD	-2300	-515	26	70
149	VDD	-2254	-515	26	70
150	VDD	-2208	-515	26	70
151	VDD	-2162	-515	26	70
152	VDD	-2116	-515	26	70
153	VDDIO	-2070	-515	26	70
154	VDDIO	-2024	-515	26	70
155	VDDIO	-1978	-515	26	70
156	VDDIO	-1932	-515	26	70
157	VDDIO	-1886	-515	26	70
158	VDDIO	-1840	-515	26	70
159	VDDIO	-1794	-515	26	70
160	VDDIO	-1748	-515	26	70
161	VDDIO	-1702	-515	26	70
162	VDDIO	-1656	-515	26	70
163	VDDIO	-1610	-515	26	70
164	DUMMY	-1564	-515	26	70
165	DUMMY	-1518	-515	26	70
166	DUMMY	-1472	-515	26	70
167	DUMMY	-1426	-515	26	70
168	DUMMY	-1380	-515	26	70
169	DUMMY	-1334	-515	26	70
170	DUMMY	-1288	-515	26	70
171	DUMMY	-1242	-515	26	70
172	DUMMY	-1196	-515	26	70
173	DUMMY	-1150	-515	26	70
174	DUMMY	-1104	-515	26	70

#	Pad	X	Y	W	H
175	DUMMY	-1058	-515	26	70
176	DUMMY	-1012	-515	26	70
177	DUMMY	-966	-515	26	70
178	DUMMY	-920	-515	26	70
179	DUMMY	-874	-515	26	70
180	DUMMY	-828	-515	26	70
181	DUMMY	-782	-515	26	70
182	DUMMY	-736	-515	26	70
183	DUMMY	-690	-515	26	70
184	DUMMY	-644	-515	26	70
185	DUMMY	-598	-515	26	70
186	DUMMY	-552	-515	26	70
187	DUMMY	-506	-515	26	70
188	DUMMY	-460	-515	26	70
189	DUMMY	-414	-515	26	70
190	DUMMY	-368	-515	26	70
191	DUMMY	-322	-515	26	70
192	DUMMY	-276	-515	26	70
193	DUMMY	-230	-515	26	70
194	DUMMY	-184	-515	26	70
195	M2M1_SYNC	-138	-515	26	70
196	M2M1_SYNC	-92	-515	26	70
197	M1M2_SYNC	-46	-515	26	70
198	M1M2_SYNC	0	-515	26	70
199	LSYNC	46	-515	26	70
200	LSYNC	92	-515	26	70
201	MM	138	-515	26	70
202	MM	184	-515	26	70
203	DUMMY	230	-515	26	70
204	DUMMY	276	-515	26	70
205	DUMMY	322	-515	26	70
206	DUMMY	368	-515	26	70
207	DUMMY	414	-515	26	70
208	DUMMY	460	-515	26	70
209	DUMMY	506	-515	26	70
210	DUMMY	552	-515	26	70
211	VDDA	598	-515	26	70
212	VDDA	644	-515	26	70
213	VDDA	690	-515	26	70
214	VDDA	736	-515	26	70
215	VDDA	782	-515	26	70
216	VDDA	828	-515	26	70
217	VDDA	874	-515	26	70
218	VDDA	920	-515	26	70
219	VDDA	966	-515	26	70
220	VDDA	1012	-515	26	70
221	VDDA	1058	-515	26	70
222	VDDA	1104	-515	26	70
223	VDDA	1150	-515	26	70
224	SDA1	1196	-515	26	70
225	SDA1	1242	-515	26	70
226	SDA	1288	-515	26	70
227	SDA	1334	-515	26	70
228	SCL	1380	-515	26	70
229	SCL	1426	-515	26	70
230	GND	1472	-515	26	70
231	CSB	1518	-515	26	70
232	CSB	1564	-515	26	70
233	VDDIO	1610	-515	26	70
234	DUMMY	1656	-515	26	70



#	Pad	X	Y	W	H
235	DUMMY	1702	-515	26	70
236	GND	1748	-515	26	70
237	DC	1794	-515	26	70
238	DC	1840	-515	26	70
239	VDDIO	1886	-515	26	70
240	DUMMY	1932	-515	26	70
241	DUMMY	1978	-515	26	70
242	RST_N	2024	-515	26	70
243	RST_N	2070	-515	26	70
244	BUSY_N	2116	-515	26	70
245	BUSY_N	2162	-515	26	70
246	GND	2208	-515	26	70
247	DUMMY	2254	-515	26	70
248	DUMMY	2300	-515	26	70
249	DUMMY	2346	-515	26	70
250	CL	2392	-515	26	70
251	CL	2438	-515	26	70
252	CDEO	2484	-515	26	70
253	CDEO	2530	-515	26	70
254	CDAO	2576	-515	26	70
255	CDAO	2622	-515	26	70
256	CDAI	2668	-515	26	70
257	CDAI	2714	-515	26	70
258	CDEI	2760	-515	26	70
259	CDEI	2806	-515	26	70
260	GND	2852	-515	26	70
261	HSYNC	2898	-515	26	70
262	HSYNC	2944	-515	26	70
263	VDDIO	2990	-515	26	70
264	VSYNC	3036	-515	26	70
265	VSYNC	3082	-515	26	70
266	GND	3128	-515	26	70
267	DUMMY	3174	-515	26	70
268	VDDIO	3220	-515	26	70
269	BS	3266	-515	26	70
270	BS	3312	-515	26	70
271	GND	3358	-515	26	70
272	DUMMY	3404	-515	26	70
273	VDDIO	3450	-515	26	70
274	CHKGI	3496	-515	26	70
275	CHKGI	3542	-515	26	70
276	GND	3588	-515	26	70
277	MS	3634	-515	26	70
278	MS	3680	-515	26	70
279	VDDIO	3726	-515	26	70
280	GND	3772	-515	26	70
281	TSDA	3818	-515	26	70
282	TSDA	3864	-515	26	70
283	VDDIO	3910	-515	26	70
284	TSCL	3956	-515	26	70
285	TSCL	4002	-515	26	70
286	GND	4048	-515	26	70
287	CHKGO	4094	-515	26	70
288	CHKGO	4140	-515	26	70
289	DUMMY	4186	-515	26	70
290	DUMMY	4232	-515	26	70
291	DUMMY	4278	-515	26	70
292	DUMMY	4324	-515	26	70
293	DUMMY	4370	-515	26	70
294	DUMMY	4416	-515	26	70

#	Pad	X	Y	W	H
295	TEST13	4462	-515	26	70
296	TEST13	4508	-515	26	70
297	TEST12	4554	-515	26	70
298	TEST12	4600	-515	26	70
299	TEST11	4646	-515	26	70
300	TEST11	4692	-515	26	70
301	TEST10	4738	-515	26	70
302	TEST10	4784	-515	26	70
303	TEST9	4830	-515	26	70
304	TEST9	4876	-515	26	70
305	TEST8	4922	-515	26	70
306	TEST8	4968	-515	26	70
307	TEST7	5014	-515	26	70
308	TEST7	5060	-515	26	70
309	TEST6	5106	-515	26	70
310	TEST6	5152	-515	26	70
311	DUMMY	5198	-515	26	70
312	DUMMY	5244	-515	26	70
313	TEST5	5290	-515	26	70
314	TEST5	5336	-515	26	70
315	TEST4	5382	-515	26	70
316	TEST4	5428	-515	26	70
317	TEST3	5474	-515	26	70
318	TEST3	5520	-515	26	70
319	TEST2	5566	-515	26	70
320	TEST2	5612	-515	26	70
321	TEST1	5658	-515	26	70
322	TEST1	5704	-515	26	70
323	DUMMY	5750	-515	26	70
324	DUMMY	5796	-515	26	70
325	DUMMY	5842	-515	26	70
326	DUMMY	5888	-515	26	70
327	DUMMY	5934	-515	26	70
328	DUMMY	5980	-515	26	70
329	DUMMY	6026	-515	26	70
330	DUMMY	6072	-515	26	70
331	DUMMY	6118	-515	26	70
332	DUMMY	6164	-515	26	70
333	DUMMY	6210	-515	26	70
334	DUMMY	6256	-515	26	70
335	VDHR	6302	-515	26	70
336	VDHR	6348	-515	26	70
337	VDHR	6394	-515	26	70
338	VDHR	6440	-515	26	70
339	VDHR	6486	-515	26	70
340	VDHR	6532	-515	26	70
341	VDHR	6578	-515	26	70
342	VDHR	6624	-515	26	70
343	VDHR	6670	-515	26	70
344	VDHR	6716	-515	26	70
345	VDHR	6762	-515	26	70
346	VDHR	6808	-515	26	70
347	VDHR	6854	-515	26	70
348	VDHR	6900	-515	26	70
349	VDHR	6946	-515	26	70
350	VDHR	6992	-515	26	70
351	DUMMY	7038	-515	26	70
352	DUMMY	7084	-515	26	70
353	DUMMY	7130	-515	26	70
354	DUMMY	7176	-515	26	70

#	Pad	X	Y	W	H
355	DUMMY	7222	-515	26	70
356	DUMMY	7268	-515	26	70
357	GND	7314	-515	26	70
358	FB	7360	-515	26	70
359	FB	7406	-515	26	70
360	GND	7452	-515	26	70
361	RESE	7498	-515	26	70
362	RESE	7544	-515	26	70
363	RESE	7590	-515	26	70
364	RESE	7636	-515	26	70
365	VDM	7682	-515	26	70
366	GDR	7728	-515	26	70
367	GDR	7774	-515	26	70
368	GDR	7820	-515	26	70
369	GDR	7866	-515	26	70
370	GDR	7912	-515	26	70
371	GDR	7958	-515	26	70
372	GDR	8004	-515	26	70
373	GDR	8050	-515	26	70
374	GDR	8096	-515	26	70
375	GDR	8142	-515	26	70
376	GDR	8188	-515	26	70
377	GDR	8234	-515	26	70
378	GDR	8280	-515	26	70
379	GDR	8326	-515	26	70
380	VDM	8372	-515	26	70
381	VCOM	8418	-515	26	70
382	VCOM	8464	-515	26	70
383	VCOM	8510	-515	26	70
384	VCOM	8556	-515	26	70
385	VCOM	8602	-515	26	70
386	VCOM	8648	-515	26	70
387	VCOM	8694	-515	26	70
388	VCOM	8740	-515	26	70
389	VCOM	8786	-515	26	70
390	VCOM	8832	-515	26	70
391	VCOM	8878	-515	26	70
392	VCOM	8924	-515	26	70
393	VCOM	8970	-515	26	70
394	DUMMY	9016	-515	26	70
395	DUMMY	9062	-515	26	70
396	DUMMY	9165.95	500	12	100
397	DUMMY	9152.95	381	12	100
398	DUMMY	9140.96	500	12	100
399	GD<0>	9127.96	381	12	100
400	G<0>	9115.97	500	12	100
401	G<2>	9102.97	381	12	100
402	G<4>	9090.98	500	12	100
403	G<6>	9077.98	381	12	100
404	G<8>	9065.99	500	12	100
405	G<10>	9052.99	381	12	100
406	G<12>	9041	500	12	100
407	G<14>	9028	381	12	100
408	G<16>	9016.01	500	12	100
409	G<18>	9003.01	381	12	100
410	G<20>	8991.02	500	12	100
411	G<22>	8978.02	381	12	100
412	G<24>	8966.03	500	12	100
413	G<26>	8953.03	381	12	100
414	G<28>	8941.04	500	12	100

#	Pad	X	Y	W	H
415	G<30>	8928.04	381	12	100
416	G<32>	8916.05	500	12	100
417	G<34>	8903.05	381	12	100
418	G<36>	8891.06	500	12	100
419	G<38>	8878.06	381	12	100
420	G<40>	8866.07	500	12	100
421	G<42>	8853.07	381	12	100
422	G<44>	8841.08	500	12	100
423	G<46>	8828.08	381	12	100
424	G<48>	8816.09	500	12	100
425	G<50>	8803.09	381	12	100
426	G<52>	8791.1	500	12	100
427	G<54>	8778.1	381	12	100
428	G<56>	8766.11	500	12	100
429	G<58>	8753.11	381	12	100
430	G<60>	8741.12	500	12	100
431	G<62>	8728.12	381	12	100
432	G<64>	8716.13	500	12	100
433	G<66>	8703.13	381	12	100
434	G<68>	8691.14	500	12	100
435	G<70>	8678.14	381	12	100
436	G<72>	8666.15	500	12	100
437	G<74>	8653.15	381	12	100
438	G<76>	8641.16	500	12	100
439	G<78>	8628.16	381	12	100
440	G<80>	8616.17	500	12	100
441	G<82>	8603.17	381	12	100
442	G<84>	8591.18	500	12	100
443	G<86>	8578.18	381	12	100
444	G<88>	8566.19	500	12	100
445	G<90>	8553.19	381	12	100
446	G<92>	8541.2	500	12	100
447	G<94>	8528.2	381	12	100
448	G<96>	8516.21	500	12	100
449	G<98>	8503.21	381	12	100
450	G<100>	8491.22	500	12	100
451	G<102>	8478.22	381	12	100
452	G<104>	8466.23	500	12	100
453	G<106>	8453.23	381	12	100
454	G<108>	8441.24	500	12	100
455	G<110>	8428.24	381	12	100
456	G<112>	8416.25	500	12	100
457	G<114>	8403.25	381	12	100
458	G<116>	8391.26	500	12	100
459	G<118>	8378.26	381	12	100
460	G<120>	8366.27	500	12	100
461	G<122>	8353.27	381	12	100
462	G<124>	8341.28	500	12	100
463	G<126>	8328.28	381	12	100
464	G<128>	8316.29	500	12	100
465	G<130>	8303.29	381	12	100
466	G<132>	8291.3	500	12	100
467	G<134>	8278.3	381	12	100
468	G<136>	8266.31	500	12	100
469	G<138>	8253.31	381	12	100
470	G<140>	8241.32	500	12	100
471	G<142>	8228.32	381	12	100
472	G<144>	8216.33	500	12	100
473	G<146>	8203.33	381	12	100
474	G<148>	8191.34	500	12	100

#	Pad	X	Y	W	H
475	G<150>	8178.34	381	12	100
476	G<152>	8166.35	500	12	100
477	G<154>	8153.35	381	12	100
478	G<156>	8141.36	500	12	100
479	G<158>	8128.36	381	12	100
480	G<160>	8116.37	500	12	100
481	G<162>	8103.37	381	12	100
482	G<164>	8091.38	500	12	100
483	G<166>	8078.38	381	12	100
484	G<168>	8066.39	500	12	100
485	G<170>	8053.39	381	12	100
486	G<172>	8041.4	500	12	100
487	G<174>	8028.4	381	12	100
488	G<176>	8016.41	500	12	100
489	G<178>	8003.41	381	12	100
490	G<180>	7991.42	500	12	100
491	G<182>	7978.42	381	12	100
492	G<184>	7966.43	500	12	100
493	G<186>	7953.43	381	12	100
494	G<188>	7941.44	500	12	100
495	G<190>	7928.44	381	12	100
496	G<192>	7916.45	500	12	100
497	G<194>	7903.45	381	12	100
498	G<196>	7891.46	500	12	100
499	G<198>	7878.46	381	12	100
500	G<200>	7866.47	500	12	100
501	G<202>	7853.47	381	12	100
502	G<204>	7841.48	500	12	100
503	G<206>	7828.48	381	12	100
504	G<208>	7816.49	500	12	100
505	G<210>	7803.49	381	12	100
506	G<212>	7791.5	500	12	100
507	G<214>	7778.5	381	12	100
508	G<216>	7766.51	500	12	100
509	G<218>	7753.51	381	12	100
510	G<220>	7741.52	500	12	100
511	G<222>	7728.52	381	12	100
512	G<224>	7716.53	500	12	100
513	G<226>	7703.53	381	12	100
514	G<228>	7691.54	500	12	100
515	G<230>	7678.54	381	12	100
516	G<232>	7666.55	500	12	100
517	G<234>	7653.55	381	12	100
518	G<236>	7641.56	500	12	100
519	G<238>	7628.56	381	12	100
520	G<240>	7616.57	500	12	100
521	G<242>	7603.57	381	12	100
522	G<244>	7591.58	500	12	100
523	G<246>	7578.58	381	12	100
524	G<248>	7566.59	500	12	100
525	G<250>	7553.59	381	12	100
526	G<252>	7541.6	500	12	100
527	G<254>	7528.6	381	12	100
528	G<256>	7516.61	500	12	100
529	G<258>	7503.61	381	12	100
530	G<260>	7491.62	500	12	100
531	G<262>	7478.62	381	12	100
532	G<264>	7466.63	500	12	100
533	G<266>	7453.63	381	12	100
534	G<268>	7441.64	500	12	100

#	Pad	X	Y	W	H
535	G<270>	7428.64	381	12	100
536	G<272>	7416.65	500	12	100
537	G<274>	7403.65	381	12	100
538	G<276>	7391.66	500	12	100
539	G<278>	7378.66	381	12	100
540	G<280>	7366.67	500	12	100
541	G<282>	7353.67	381	12	100
542	G<284>	7341.68	500	12	100
543	G<286>	7328.68	381	12	100
544	G<288>	7316.69	500	12	100
545	G<290>	7303.69	381	12	100
546	G<292>	7291.7	500	12	100
547	G<294>	7278.7	381	12	100
548	G<296>	7266.71	500	12	100
549	G<298>	7253.71	381	12	100
550	G<300>	7241.72	500	12	100
551	G<302>	7228.72	381	12	100
552	G<304>	7216.73	500	12	100
553	G<306>	7203.73	381	12	100
554	G<308>	7191.74	500	12	100
555	G<310>	7178.74	381	12	100
556	G<312>	7166.75	500	12	100
557	G<314>	7153.75	381	12	100
558	G<316>	7141.76	500	12	100
559	G<318>	7128.76	381	12	100
560	G<320>	7116.77	500	12	100
561	G<322>	7103.77	381	12	100
562	G<324>	7091.78	500	12	100
563	G<326>	7078.78	381	12	100
564	G<328>	7066.79	500	12	100
565	G<330>	7053.79	381	12	100
566	G<332>	7041.8	500	12	100
567	G<334>	7028.8	381	12	100
568	G<336>	7016.81	500	12	100
569	G<338>	7003.81	381	12	100
570	G<340>	6991.82	500	12	100
571	G<342>	6978.82	381	12	100
572	G<344>	6966.83	500	12	100
573	G<346>	6953.83	381	12	100
574	G<348>	6941.84	500	12	100
575	G<350>	6928.84	381	12	100
576	G<352>	6916.85	500	12	100
577	G<354>	6903.85	381	12	100
578	G<356>	6891.86	500	12	100
579	G<358>	6878.86	381	12	100
580	G<360>	6866.87	500	12	100
581	G<362>	6853.87	381	12	100
582	G<364>	6841.88	500	12	100
583	G<366>	6828.88	381	12	100
584	G<368>	6816.89	500	12	100
585	G<370>	6803.89	381	12	100
586	G<372>	6791.9	500	12	100
587	G<374>	6778.9	381	12	100
588	G<376>	6766.91	500	12	100
589	G<378>	6753.91	381	12	100
590	G<380>	6741.92	500	12	100
591	G<382>	6728.92	381	12	100
592	G<384>	6716.93	500	12	100
593	G<386>	6703.93	381	12	100
594	G<388>	6691.94	500	12	100

#	Pad	X	Y	W	H
595	G<390>	6678.94	381	12	100
596	G<392>	6666.95	500	12	100
597	G<394>	6653.95	381	12	100
598	G<396>	6641.96	500	12	100
599	G<398>	6628.96	381	12	100
600	G<400>	6616.97	500	12	100
601	G<402>	6603.97	381	12	100
602	G<404>	6591.98	500	12	100
603	G<406>	6578.98	381	12	100
604	G<408>	6566.99	500	12	100
605	G<410>	6553.99	381	12	100
606	G<412>	6542	500	12	100
607	G<414>	6529	381	12	100
608	G<416>	6517.01	500	12	100
609	G<418>	6504.01	381	12	100
610	G<420>	6492.02	500	12	100
611	G<422>	6479.02	381	12	100
612	G<424>	6467.03	500	12	100
613	G<426>	6454.03	381	12	100
614	G<428>	6442.04	500	12	100
615	G<430>	6429.04	381	12	100
616	G<432>	6417.05	500	12	100
617	G<434>	6404.05	381	12	100
618	G<436>	6392.06	500	12	100
619	G<438>	6379.06	381	12	100
620	G<440>	6367.07	500	12	100
621	G<442>	6354.07	381	12	100
622	G<444>	6342.08	500	12	100
623	G<446>	6329.08	381	12	100
624	G<448>	6317.09	500	12	100
625	G<450>	6304.09	381	12	100
626	G<452>	6292.1	500	12	100
627	G<454>	6279.1	381	12	100
628	G<456>	6267.11	500	12	100
629	G<458>	6254.11	381	12	100
630	G<460>	6242.12	500	12	100
631	G<462>	6229.12	381	12	100
632	G<464>	6217.13	500	12	100
633	G<466>	6204.13	381	12	100
634	G<468>	6192.14	500	12	100
635	G<470>	6179.14	381	12	100
636	G<472>	6167.15	500	12	100
637	G<474>	6154.15	381	12	100
638	G<476>	6142.16	500	12	100
639	G<478>	6129.16	381	12	100
640	G<480>	6117.17	500	12	100
641	G<482>	6104.17	381	12	100
642	G<484>	6092.18	500	12	100
643	G<486>	6079.18	381	12	100
644	G<488>	6067.19	500	12	100
645	G<490>	6054.19	381	12	100
646	G<492>	6042.2	500	12	100
647	G<494>	6029.2	381	12	100
648	G<496>	6017.21	500	12	100
649	G<498>	6004.21	381	12	100
650	G<500>	5992.22	500	12	100
651	G<502>	5979.22	381	12	100
652	G<504>	5967.23	500	12	100
653	G<506>	5954.23	381	12	100
654	G<508>	5942.24	500	12	100

#	Pad	X	Y	W	H
655	G<510>	5929.24	381	12	100
656	G<512>	5917.25	500	12	100
657	G<514>	5904.25	381	12	100
658	G<516>	5892.26	500	12	100
659	G<518>	5879.26	381	12	100
660	G<520>	5867.27	500	12	100
661	G<522>	5854.27	381	12	100
662	G<524>	5842.28	500	12	100
663	G<526>	5829.28	381	12	100
664	G<528>	5817.29	500	12	100
665	G<530>	5804.29	381	12	100
666	G<532>	5792.3	500	12	100
667	G<534>	5779.3	381	12	100
668	G<536>	5767.31	500	12	100
669	G<538>	5754.31	381	12	100
670	G<540>	5742.32	500	12	100
671	G<542>	5729.32	381	12	100
672	G<544>	5717.33	500	12	100
673	G<546>	5704.33	381	12	100
674	G<548>	5692.34	500	12	100
675	G<550>	5679.34	381	12	100
676	G<552>	5667.35	500	12	100
677	G<554>	5654.35	381	12	100
678	G<556>	5642.36	500	12	100
679	G<558>	5629.36	381	12	100
680	G<560>	5617.37	500	12	100
681	G<562>	5604.37	381	12	100
682	G<564>	5592.38	500	12	100
683	G<566>	5579.38	381	12	100
684	G<568>	5567.39	500	12	100
685	G<570>	5554.39	381	12	100
686	G<572>	5542.4	500	12	100
687	G<574>	5529.4	381	12	100
688	G<576>	5517.41	500	12	100
689	G<578>	5504.41	381	12	100
690	G<580>	5492.42	500	12	100
691	G<582>	5479.42	381	12	100
692	G<584>	5467.43	500	12	100
693	G<586>	5454.43	381	12	100
694	G<588>	5442.44	500	12	100
695	G<590>	5429.44	381	12	100
696	G<592>	5417.45	500	12	100
697	G<594>	5404.45	381	12	100
698	G<596>	5392.46	500	12	100
699	G<598>	5379.46	381	12	100
700	GD<2>	5367.47	500	12	100
701	DUMMY	5354.47	381	12	100
702	DUMMY	5342.48	500	12	100
703	DUMMY	5329.48	381	12	100
704	DUMMY	5230.49	500	12	100
705	DUMMY	5217.49	381	12	100
706	VBD<0>	5204.5	500	12	100
707	S<0>	5191.5	381	12	100
708	S<1>	5178.51	500	12	100
709	S<2>	5165.51	381	12	100
710	S<3>	5152.52	500	12	100
711	S<4>	5139.52	381	12	100
712	S<5>	5126.53	500	12	100
713	S<6>	5113.53	381	12	100
714	S<7>	5100.54	500	12	100

#	Pad	X	Y	W	H
715	S<8>	5087.54	381	12	100
716	S<9>	5074.55	500	12	100
717	S<10>	5061.55	381	12	100
718	S<11>	5048.56	500	12	100
719	S<12>	5035.56	381	12	100
720	S<13>	5022.57	500	12	100
721	S<14>	5009.57	381	12	100
722	S<15>	4996.58	500	12	100
723	S<16>	4983.58	381	12	100
724	S<17>	4970.59	500	12	100
725	S<18>	4957.59	381	12	100
726	S<19>	4944.6	500	12	100
727	S<20>	4931.6	381	12	100
728	S<21>	4918.61	500	12	100
729	S<22>	4905.61	381	12	100
730	S<23>	4892.62	500	12	100
731	S<24>	4879.62	381	12	100
732	S<25>	4866.63	500	12	100
733	S<26>	4853.63	381	12	100
734	S<27>	4840.64	500	12	100
735	S<28>	4827.64	381	12	100
736	S<29>	4814.65	500	12	100
737	S<30>	4801.65	381	12	100
738	S<31>	4788.66	500	12	100
739	S<32>	4775.66	381	12	100
740	S<33>	4762.67	500	12	100
741	S<34>	4749.67	381	12	100
742	S<35>	4736.68	500	12	100
743	S<36>	4723.68	381	12	100
744	S<37>	4710.69	500	12	100
745	S<38>	4697.69	381	12	100
746	S<39>	4684.7	500	12	100
747	S<40>	4671.7	381	12	100
748	S<41>	4658.71	500	12	100
749	S<42>	4645.71	381	12	100
750	S<43>	4632.72	500	12	100
751	S<44>	4619.72	381	12	100
752	S<45>	4606.73	500	12	100
753	S<46>	4593.73	381	12	100
754	S<47>	4580.74	500	12	100
755	S<48>	4567.74	381	12	100
756	S<49>	4554.75	500	12	100
757	S<50>	4541.75	381	12	100
758	S<51>	4528.76	500	12	100
759	S<52>	4515.76	381	12	100
760	S<53>	4502.77	500	12	100
761	S<54>	4489.77	381	12	100
762	S<55>	4476.78	500	12	100
763	S<56>	4463.78	381	12	100
764	S<57>	4450.79	500	12	100
765	S<58>	4437.79	381	12	100
766	S<59>	4424.8	500	12	100
767	S<60>	4411.8	381	12	100
768	S<61>	4398.81	500	12	100
769	S<62>	4385.81	381	12	100
770	S<63>	4372.82	500	12	100
771	S<64>	4359.82	381	12	100
772	S<65>	4346.83	500	12	100
773	S<66>	4333.83	381	12	100
774	S<67>	4320.84	500	12	100

#	Pad	X	Y	W	H
775	S<68>	4307.84	381	12	100
776	S<69>	4294.85	500	12	100
777	S<70>	4281.85	381	12	100
778	S<71>	4268.86	500	12	100
779	S<72>	4255.86	381	12	100
780	S<73>	4242.87	500	12	100
781	S<74>	4229.87	381	12	100
782	S<75>	4216.88	500	12	100
783	S<76>	4203.88	381	12	100
784	S<77>	4190.89	500	12	100
785	S<78>	4177.89	381	12	100
786	S<79>	4164.9	500	12	100
787	S<80>	4151.9	381	12	100
788	S<81>	4138.91	500	12	100
789	S<82>	4125.91	381	12	100
790	S<83>	4112.92	500	12	100
791	S<84>	4099.92	381	12	100
792	S<85>	4086.93	500	12	100
793	S<86>	4073.93	381	12	100
794	S<87>	4060.94	500	12	100
795	S<88>	4047.94	381	12	100
796	S<89>	4034.95	500	12	100
797	S<90>	4021.95	381	12	100
798	S<91>	4008.96	500	12	100
799	S<92>	3995.96	381	12	100
800	S<93>	3982.97	500	12	100
801	S<94>	3969.97	381	12	100
802	S<95>	3956.98	500	12	100
803	S<96>	3943.98	381	12	100
804	S<97>	3930.99	500	12	100
805	S<98>	3917.99	381	12	100
806	S<99>	3905	500	12	100
807	S<100>	3892	381	12	100
808	S<101>	3879.01	500	12	100
809	S<102>	3866.01	381	12	100
810	S<103>	3853.02	500	12	100
811	S<104>	3840.02	381	12	100
812	S<105>	3827.03	500	12	100
813	S<106>	3814.03	381	12	100
814	S<107>	3801.04	500	12	100
815	S<108>	3788.04	381	12	100
816	S<109>	3775.05	500	12	100
817	S<110>	3762.05	381	12	100
818	S<111>	3749.06	500	12	100
819	S<112>	3736.06	381	12	100
820	S<113>	3723.07	500	12	100
821	S<114>	3710.07	381	12	100
822	S<115>	3697.08	500	12	100
823	S<116>	3684.08	381	12	100
824	S<117>	3671.09	500	12	100
825	S<118>	3658.09	381	12	100
826	S<119>	3645.1	500	12	100
827	S<120>	3632.1	381	12	100
828	S<121>	3619.11	500	12	100
829	S<122>	3606.11	381	12	100
830	S<123>	3593.12	500	12	100
831	S<124>	3580.12	381	12	100
832	S<125>	3567.13	500	12	100
833	S<126>	3554.13	381	12	100
834	S<127>	3541.14	500	12	100



#	Pad	X	Y	W	H
835	S<128>	3528.14	381	12	100
836	S<129>	3515.15	500	12	100
837	S<130>	3502.15	381	12	100
838	S<131>	3489.16	500	12	100
839	S<132>	3476.16	381	12	100
840	S<133>	3463.17	500	12	100
841	S<134>	3450.17	381	12	100
842	S<135>	3437.18	500	12	100
843	S<136>	3424.18	381	12	100
844	S<137>	3411.19	500	12	100
845	S<138>	3398.19	381	12	100
846	S<139>	3385.2	500	12	100
847	S<140>	3372.2	381	12	100
848	S<141>	3359.21	500	12	100
849	S<142>	3346.21	381	12	100
850	S<143>	3333.22	500	12	100
851	S<144>	3320.22	381	12	100
852	S<145>	3307.23	500	12	100
853	S<146>	3294.23	381	12	100
854	S<147>	3281.24	500	12	100
855	S<148>	3268.24	381	12	100
856	S<149>	3255.25	500	12	100
857	S<150>	3242.25	381	12	100
858	S<151>	3229.26	500	12	100
859	S<152>	3216.26	381	12	100
860	S<153>	3203.27	500	12	100
861	S<154>	3190.27	381	12	100
862	S<155>	3177.28	500	12	100
863	S<156>	3164.28	381	12	100
864	S<157>	3151.29	500	12	100
865	S<158>	3138.29	381	12	100
866	S<159>	3125.3	500	12	100
867	S<160>	3112.3	381	12	100
868	S<161>	3099.31	500	12	100
869	S<162>	3086.31	381	12	100
870	S<163>	3073.32	500	12	100
871	S<164>	3060.32	381	12	100
872	S<165>	3047.33	500	12	100
873	S<166>	3034.33	381	12	100
874	S<167>	3021.34	500	12	100
875	S<168>	3008.34	381	12	100
876	S<169>	2995.35	500	12	100
877	S<170>	2982.35	381	12	100
878	S<171>	2969.36	500	12	100
879	S<172>	2956.36	381	12	100
880	S<173>	2943.37	500	12	100
881	S<174>	2930.37	381	12	100
882	S<175>	2917.38	500	12	100
883	S<176>	2904.38	381	12	100
884	S<177>	2891.39	500	12	100
885	S<178>	2878.39	381	12	100
886	S<179>	2865.4	500	12	100
887	S<180>	2852.4	381	12	100
888	S<181>	2839.41	500	12	100
889	S<182>	2826.41	381	12	100
890	S<183>	2813.42	500	12	100
891	S<184>	2800.42	381	12	100
892	S<185>	2787.43	500	12	100
893	S<186>	2774.43	381	12	100
894	S<187>	2761.44	500	12	100

#	Pad	X	Y	W	H
895	S<188>	2748.44	381	12	100
896	S<189>	2735.45	500	12	100
897	S<190>	2722.45	381	12	100
898	S<191>	2709.46	500	12	100
899	S<192>	2696.46	381	12	100
900	S<193>	2683.47	500	12	100
901	S<194>	2670.47	381	12	100
902	S<195>	2657.48	500	12	100
903	S<196>	2644.48	381	12	100
904	S<197>	2631.49	500	12	100
905	S<198>	2618.49	381	12	100
906	S<199>	2605.5	500	12	100
907	S<200>	2592.5	381	12	100
908	S<201>	2579.51	500	12	100
909	S<202>	2566.51	381	12	100
910	S<203>	2553.52	500	12	100
911	S<204>	2540.52	381	12	100
912	S<205>	2527.53	500	12	100
913	S<206>	2514.53	381	12	100
914	S<207>	2501.54	500	12	100
915	S<208>	2488.54	381	12	100
916	S<209>	2475.55	500	12	100
917	S<210>	2462.55	381	12	100
918	S<211>	2449.56	500	12	100
919	S<212>	2436.56	381	12	100
920	S<213>	2423.57	500	12	100
921	S<214>	2410.57	381	12	100
922	S<215>	2397.58	500	12	100
923	S<216>	2384.58	381	12	100
924	S<217>	2371.59	500	12	100
925	S<218>	2358.59	381	12	100
926	S<219>	2345.6	500	12	100
927	S<220>	2332.6	381	12	100
928	S<221>	2319.61	500	12	100
929	S<222>	2306.61	381	12	100
930	S<223>	2293.62	500	12	100
931	S<224>	2280.62	381	12	100
932	S<225>	2267.63	500	12	100
933	S<226>	2254.63	381	12	100
934	S<227>	2241.64	500	12	100
935	S<228>	2228.64	381	12	100
936	S<229>	2215.65	500	12	100
937	S<230>	2202.65	381	12	100
938	S<231>	2189.66	500	12	100
939	S<232>	2176.66	381	12	100
940	S<233>	2163.67	500	12	100
941	S<234>	2150.67	381	12	100
942	S<235>	2137.68	500	12	100
943	S<236>	2124.68	381	12	100
944	S<237>	2111.69	500	12	100
945	S<238>	2098.69	381	12	100
946	S<239>	2085.7	500	12	100
947	S<240>	2072.7	381	12	100
948	S<241>	2059.71	500	12	100
949	S<242>	2046.71	381	12	100
950	S<243>	2033.72	500	12	100
951	S<244>	2020.72	381	12	100
952	S<245>	2007.73	500	12	100
953	S<246>	1994.73	381	12	100
954	S<247>	1981.74	500	12	100

#	Pad	X	Y	W	H
955	S<248>	1968.74	381	12	100
956	S<249>	1955.75	500	12	100
957	S<250>	1942.75	381	12	100
958	S<251>	1929.76	500	12	100
959	S<252>	1916.76	381	12	100
960	S<253>	1903.77	500	12	100
961	S<254>	1890.77	381	12	100
962	S<255>	1877.78	500	12	100
963	S<256>	1864.78	381	12	100
964	S<257>	1851.79	500	12	100
965	S<258>	1838.79	381	12	100
966	S<259>	1825.8	500	12	100
967	S<260>	1812.8	381	12	100
968	S<261>	1799.81	500	12	100
969	S<262>	1786.81	381	12	100
970	S<263>	1773.82	500	12	100
971	S<264>	1760.82	381	12	100
972	S<265>	1747.83	500	12	100
973	S<266>	1734.83	381	12	100
974	S<267>	1721.84	500	12	100
975	S<268>	1708.84	381	12	100
976	S<269>	1695.85	500	12	100
977	S<270>	1682.85	381	12	100
978	S<271>	1669.86	500	12	100
979	S<272>	1656.86	381	12	100
980	S<273>	1643.87	500	12	100
981	S<274>	1630.87	381	12	100
982	S<275>	1617.88	500	12	100
983	S<276>	1604.88	381	12	100
984	S<277>	1591.89	500	12	100
985	S<278>	1578.89	381	12	100
986	S<279>	1565.9	500	12	100
987	S<280>	1552.9	381	12	100
988	S<281>	1539.91	500	12	100
989	S<282>	1526.91	381	12	100
990	S<283>	1513.92	500	12	100
991	S<284>	1500.92	381	12	100
992	S<285>	1487.93	500	12	100
993	S<286>	1474.93	381	12	100
994	S<287>	1461.94	500	12	100
995	S<288>	1448.94	381	12	100
996	S<289>	1435.95	500	12	100
997	S<290>	1422.95	381	12	100
998	S<291>	1409.96	500	12	100
999	S<292>	1396.96	381	12	100
1000	S<293>	1383.97	500	12	100
1001	S<294>	1370.97	381	12	100
1002	S<295>	1357.98	500	12	100
1003	S<296>	1344.98	381	12	100
1004	S<297>	1331.99	500	12	100
1005	S<298>	1318.99	381	12	100
1006	S<299>	1306	500	12	100
1007	S<300>	1293	381	12	100
1008	S<301>	1280.01	500	12	100
1009	S<302>	1267.01	381	12	100
1010	S<303>	1254.02	500	12	100
1011	S<304>	1241.02	381	12	100
1012	S<305>	1228.03	500	12	100
1013	S<306>	1215.03	381	12	100
1014	S<307>	1202.04	500	12	100

#	Pad	X	Y	W	H
1015	S<308>	1189.04	381	12	100
1016	S<309>	1176.05	500	12	100
1017	S<310>	1163.05	381	12	100
1018	S<311>	1150.06	500	12	100
1019	S<312>	1137.06	381	12	100
1020	S<313>	1124.07	500	12	100
1021	S<314>	1111.07	381	12	100
1022	S<315>	1098.08	500	12	100
1023	S<316>	1085.08	381	12	100
1024	S<317>	1072.09	500	12	100
1025	S<318>	1059.09	381	12	100
1026	S<319>	1046.1	500	12	100
1027	S<320>	1033.1	381	12	100
1028	S<321>	1020.11	500	12	100
1029	S<322>	1007.11	381	12	100
1030	S<323>	994.12	500	12	100
1031	S<324>	981.12	381	12	100
1032	S<325>	968.13	500	12	100
1033	S<326>	955.13	381	12	100
1034	S<327>	942.14	500	12	100
1035	S<328>	929.14	381	12	100
1036	S<329>	916.15	500	12	100
1037	S<330>	903.15	381	12	100
1038	S<331>	890.16	500	12	100
1039	S<332>	877.16	381	12	100
1040	S<333>	864.17	500	12	100
1041	S<334>	851.17	381	12	100
1042	S<335>	838.18	500	12	100
1043	S<336>	825.18	381	12	100
1044	S<337>	812.19	500	12	100
1045	S<338>	799.19	381	12	100
1046	S<339>	786.2	500	12	100
1047	S<340>	773.2	381	12	100
1048	S<341>	760.21	500	12	100
1049	S<342>	747.21	381	12	100
1050	S<343>	734.22	500	12	100
1051	S<344>	721.22	381	12	100
1052	S<345>	708.23	500	12	100
1053	S<346>	695.23	381	12	100
1054	S<347>	682.24	500	12	100
1055	S<348>	669.24	381	12	100
1056	S<349>	656.25	500	12	100
1057	S<350>	643.25	381	12	100
1058	S<351>	630.26	500	12	100
1059	S<352>	617.26	381	12	100
1060	S<353>	604.27	500	12	100
1061	S<354>	591.27	381	12	100
1062	S<355>	578.28	500	12	100
1063	S<356>	565.28	381	12	100
1064	S<357>	552.29	500	12	100
1065	S<358>	539.29	381	12	100
1066	S<359>	526.3	500	12	100
1067	S<360>	513.3	381	12	100
1068	S<361>	500.31	500	12	100
1069	S<362>	487.31	381	12	100
1070	S<363>	474.32	500	12	100
1071	S<364>	461.32	381	12	100
1072	S<365>	448.33	500	12	100
1073	S<366>	435.33	381	12	100
1074	S<367>	422.34	500	12	100

#	Pad	X	Y	W	H
1075	S<368>	409.34	381	12	100
1076	S<369>	396.35	500	12	100
1077	S<370>	383.35	381	12	100
1078	S<371>	370.36	500	12	100
1079	S<372>	357.36	381	12	100
1080	S<373>	344.37	500	12	100
1081	S<374>	331.37	381	12	100
1082	S<375>	318.38	500	12	100
1083	S<376>	305.38	381	12	100
1084	S<377>	292.39	500	12	100
1085	S<378>	279.39	381	12	100
1086	S<379>	266.4	500	12	100
1087	S<380>	253.4	381	12	100
1088	S<381>	240.41	500	12	100
1089	S<382>	227.41	381	12	100
1090	S<383>	214.42	500	12	100
1091	S<384>	201.42	381	12	100
1092	S<385>	188.43	500	12	100
1093	S<386>	175.43	381	12	100
1094	S<387>	162.44	500	12	100
1095	S<388>	149.44	381	12	100
1096	S<389>	136.45	500	12	100
1097	S<390>	123.45	381	12	100
1098	S<391>	110.46	500	12	100
1099	S<392>	97.46	381	12	100
1100	S<393>	84.47	500	12	100
1101	S<394>	71.47	381	12	100
1102	S<395>	58.48	500	12	100
1103	S<396>	45.48	381	12	100
1104	S<397>	32.49	500	12	100
1105	S<398>	19.49	381	12	100
1106	S<399>	6.5	500	12	100
1107	S<400>	-6.5	381	12	100
1108	S<401>	-19.49	500	12	100
1109	S<402>	-32.49	381	12	100
1110	S<403>	-45.48	500	12	100
1111	S<404>	-58.48	381	12	100
1112	S<405>	-71.47	500	12	100
1113	S<406>	-84.47	381	12	100
1114	S<407>	-97.46	500	12	100
1115	S<408>	-110.46	381	12	100
1116	S<409>	-123.45	500	12	100
1117	S<410>	-136.45	381	12	100
1118	S<411>	-149.44	500	12	100
1119	S<412>	-162.44	381	12	100
1120	S<413>	-175.43	500	12	100
1121	S<414>	-188.43	381	12	100
1122	S<415>	-201.42	500	12	100
1123	S<416>	-214.42	381	12	100
1124	S<417>	-227.41	500	12	100
1125	S<418>	-240.41	381	12	100
1126	S<419>	-253.4	500	12	100
1127	S<420>	-266.4	381	12	100
1128	S<421>	-279.39	500	12	100
1129	S<422>	-292.39	381	12	100
1130	S<423>	-305.38	500	12	100
1131	S<424>	-318.38	381	12	100
1132	S<425>	-331.37	500	12	100
1133	S<426>	-344.37	381	12	100
1134	S<427>	-357.36	500	12	100

#	Pad	X	Y	W	H
1135	S<428>	-370.36	381	12	100
1136	S<429>	-383.35	500	12	100
1137	S<430>	-396.35	381	12	100
1138	S<431>	-409.34	500	12	100
1139	S<432>	-422.34	381	12	100
1140	S<433>	-435.33	500	12	100
1141	S<434>	-448.33	381	12	100
1142	S<435>	-461.32	500	12	100
1143	S<436>	-474.32	381	12	100
1144	S<437>	-487.31	500	12	100
1145	S<438>	-500.31	381	12	100
1146	S<439>	-513.3	500	12	100
1147	S<440>	-526.3	381	12	100
1148	S<441>	-539.29	500	12	100
1149	S<442>	-552.29	381	12	100
1150	S<443>	-565.28	500	12	100
1151	S<444>	-578.28	381	12	100
1152	S<445>	-591.27	500	12	100
1153	S<446>	-604.27	381	12	100
1154	S<447>	-617.26	500	12	100
1155	S<448>	-630.26	381	12	100
1156	S<449>	-643.25	500	12	100
1157	S<450>	-656.25	381	12	100
1158	S<451>	-669.24	500	12	100
1159	S<452>	-682.24	381	12	100
1160	S<453>	-695.23	500	12	100
1161	S<454>	-708.23	381	12	100
1162	S<455>	-721.22	500	12	100
1163	S<456>	-734.22	381	12	100
1164	S<457>	-747.21	500	12	100
1165	S<458>	-760.21	381	12	100
1166	S<459>	-773.2	500	12	100
1167	S<460>	-786.2	381	12	100
1168	S<461>	-799.19	500	12	100
1169	S<462>	-812.19	381	12	100
1170	S<463>	-825.18	500	12	100
1171	S<464>	-838.18	381	12	100
1172	S<465>	-851.17	500	12	100
1173	S<466>	-864.17	381	12	100
1174	S<467>	-877.16	500	12	100
1175	S<468>	-890.16	381	12	100
1176	S<469>	-903.15	500	12	100
1177	S<470>	-916.15	381	12	100
1178	S<471>	-929.14	500	12	100
1179	S<472>	-942.14	381	12	100
1180	S<473>	-955.13	500	12	100
1181	S<474>	-968.13	381	12	100
1182	S<475>	-981.12	500	12	100
1183	S<476>	-994.12	381	12	100
1184	S<477>	-1007.11	500	12	100
1185	S<478>	-1020.11	381	12	100
1186	S<479>	-1033.1	500	12	100
1187	S<480>	-1046.1	381	12	100
1188	S<481>	-1059.09	500	12	100
1189	S<482>	-1072.09	381	12	100
1190	S<483>	-1085.08	500	12	100
1191	S<484>	-1098.08	381	12	100
1192	S<485>	-1111.07	500	12	100
1193	S<486>	-1124.07	381	12	100
1194	S<487>	-1137.06	500	12	100



#	Pad	X	Y	W	H
1195	S<488>	-1150.06	381	12	100
1196	S<489>	-1163.05	500	12	100
1197	S<490>	-1176.05	381	12	100
1198	S<491>	-1189.04	500	12	100
1199	S<492>	-1202.04	381	12	100
1200	S<493>	-1215.03	500	12	100
1201	S<494>	-1228.03	381	12	100
1202	S<495>	-1241.02	500	12	100
1203	S<496>	-1254.02	381	12	100
1204	S<497>	-1267.01	500	12	100
1205	S<498>	-1280.01	381	12	100
1206	S<499>	-1293	500	12	100
1207	S<500>	-1306	381	12	100
1208	S<501>	-1318.99	500	12	100
1209	S<502>	-1331.99	381	12	100
1210	S<503>	-1344.98	500	12	100
1211	S<504>	-1357.98	381	12	100
1212	S<505>	-1370.97	500	12	100
1213	S<506>	-1383.97	381	12	100
1214	S<507>	-1396.96	500	12	100
1215	S<508>	-1409.96	381	12	100
1216	S<509>	-1422.95	500	12	100
1217	S<510>	-1435.95	381	12	100
1218	S<511>	-1448.94	500	12	100
1219	S<512>	-1461.94	381	12	100
1220	S<513>	-1474.93	500	12	100
1221	S<514>	-1487.93	381	12	100
1222	S<515>	-1500.92	500	12	100
1223	S<516>	-1513.92	381	12	100
1224	S<517>	-1526.91	500	12	100
1225	S<518>	-1539.91	381	12	100
1226	S<519>	-1552.9	500	12	100
1227	S<520>	-1565.9	381	12	100
1228	S<521>	-1578.89	500	12	100
1229	S<522>	-1591.89	381	12	100
1230	S<523>	-1604.88	500	12	100
1231	S<524>	-1617.88	381	12	100
1232	S<525>	-1630.87	500	12	100
1233	S<526>	-1643.87	381	12	100
1234	S<527>	-1656.86	500	12	100
1235	S<528>	-1669.86	381	12	100
1236	S<529>	-1682.85	500	12	100
1237	S<530>	-1695.85	381	12	100
1238	S<531>	-1708.84	500	12	100
1239	S<532>	-1721.84	381	12	100
1240	S<533>	-1734.83	500	12	100
1241	S<534>	-1747.83	381	12	100
1242	S<535>	-1760.82	500	12	100
1243	S<536>	-1773.82	381	12	100
1244	S<537>	-1786.81	500	12	100
1245	S<538>	-1799.81	381	12	100
1246	S<539>	-1812.8	500	12	100
1247	S<540>	-1825.8	381	12	100
1248	S<541>	-1838.79	500	12	100
1249	S<542>	-1851.79	381	12	100
1250	S<543>	-1864.78	500	12	100
1251	S<544>	-1877.78	381	12	100
1252	S<545>	-1890.77	500	12	100
1253	S<546>	-1903.77	381	12	100
1254	S<547>	-1916.76	500	12	100

#	Pad	X	Y	W	H
1255	S<548>	-1929.76	381	12	100
1256	S<549>	-1942.75	500	12	100
1257	S<550>	-1955.75	381	12	100
1258	S<551>	-1968.74	500	12	100
1259	S<552>	-1981.74	381	12	100
1260	S<553>	-1994.73	500	12	100
1261	S<554>	-2007.73	381	12	100
1262	S<555>	-2020.72	500	12	100
1263	S<556>	-2033.72	381	12	100
1264	S<557>	-2046.71	500	12	100
1265	S<558>	-2059.71	381	12	100
1266	S<559>	-2072.7	500	12	100
1267	S<560>	-2085.7	381	12	100
1268	S<561>	-2098.69	500	12	100
1269	S<562>	-2111.69	381	12	100
1270	S<563>	-2124.68	500	12	100
1271	S<564>	-2137.68	381	12	100
1272	S<565>	-2150.67	500	12	100
1273	S<566>	-2163.67	381	12	100
1274	S<567>	-2176.66	500	12	100
1275	S<568>	-2189.66	381	12	100
1276	S<569>	-2202.65	500	12	100
1277	S<570>	-2215.65	381	12	100
1278	S<571>	-2228.64	500	12	100
1279	S<572>	-2241.64	381	12	100
1280	S<573>	-2254.63	500	12	100
1281	S<574>	-2267.63	381	12	100
1282	S<575>	-2280.62	500	12	100
1283	S<576>	-2293.62	381	12	100
1284	S<577>	-2306.61	500	12	100
1285	S<578>	-2319.61	381	12	100
1286	S<579>	-2332.6	500	12	100
1287	S<580>	-2345.6	381	12	100
1288	S<581>	-2358.59	500	12	100
1289	S<582>	-2371.59	381	12	100
1290	S<583>	-2384.58	500	12	100
1291	S<584>	-2397.58	381	12	100
1292	S<585>	-2410.57	500	12	100
1293	S<586>	-2423.57	381	12	100
1294	S<587>	-2436.56	500	12	100
1295	S<588>	-2449.56	381	12	100
1296	S<589>	-2462.55	500	12	100
1297	S<590>	-2475.55	381	12	100
1298	S<591>	-2488.54	500	12	100
1299	S<592>	-2501.54	381	12	100
1300	S<593>	-2514.53	500	12	100
1301	S<594>	-2527.53	381	12	100
1302	S<595>	-2540.52	500	12	100
1303	S<596>	-2553.52	381	12	100
1304	S<597>	-2566.51	500	12	100
1305	S<598>	-2579.51	381	12	100
1306	S<599>	-2592.5	500	12	100
1307	S<600>	-2605.5	381	12	100
1308	S<601>	-2618.49	500	12	100
1309	S<602>	-2631.49	381	12	100
1310	S<603>	-2644.48	500	12	100
1311	S<604>	-2657.48	381	12	100
1312	S<605>	-2670.47	500	12	100
1313	S<606>	-2683.47	381	12	100
1314	S<607>	-2696.46	500	12	100

#	Pad	X	Y	W	H
1315	S<608>	-2709.46	381	12	100
1316	S<609>	-2722.45	500	12	100
1317	S<610>	-2735.45	381	12	100
1318	S<611>	-2748.44	500	12	100
1319	S<612>	-2761.44	381	12	100
1320	S<613>	-2774.43	500	12	100
1321	S<614>	-2787.43	381	12	100
1322	S<615>	-2800.42	500	12	100
1323	S<616>	-2813.42	381	12	100
1324	S<617>	-2826.41	500	12	100
1325	S<618>	-2839.41	381	12	100
1326	S<619>	-2852.4	500	12	100
1327	S<620>	-2865.4	381	12	100
1328	S<621>	-2878.39	500	12	100
1329	S<622>	-2891.39	381	12	100
1330	S<623>	-2904.38	500	12	100
1331	S<624>	-2917.38	381	12	100
1332	S<625>	-2930.37	500	12	100
1333	S<626>	-2943.37	381	12	100
1334	S<627>	-2956.36	500	12	100
1335	S<628>	-2969.36	381	12	100
1336	S<629>	-2982.35	500	12	100
1337	S<630>	-2995.35	381	12	100
1338	S<631>	-3008.34	500	12	100
1339	S<632>	-3021.34	381	12	100
1340	S<633>	-3034.33	500	12	100
1341	S<634>	-3047.33	381	12	100
1342	S<635>	-3060.32	500	12	100
1343	S<636>	-3073.32	381	12	100
1344	S<637>	-3086.31	500	12	100
1345	S<638>	-3099.31	381	12	100
1346	S<639>	-3112.3	500	12	100
1347	S<640>	-3125.3	381	12	100
1348	S<641>	-3138.29	500	12	100
1349	S<642>	-3151.29	381	12	100
1350	S<643>	-3164.28	500	12	100
1351	S<644>	-3177.28	381	12	100
1352	S<645>	-3190.27	500	12	100
1353	S<646>	-3203.27	381	12	100
1354	S<647>	-3216.26	500	12	100
1355	S<648>	-3229.26	381	12	100
1356	S<649>	-3242.25	500	12	100
1357	S<650>	-3255.25	381	12	100
1358	S<651>	-3268.24	500	12	100
1359	S<652>	-3281.24	381	12	100
1360	S<653>	-3294.23	500	12	100
1361	S<654>	-3307.23	381	12	100
1362	S<655>	-3320.22	500	12	100
1363	S<656>	-3333.22	381	12	100
1364	S<657>	-3346.21	500	12	100
1365	S<658>	-3359.21	381	12	100
1366	S<659>	-3372.2	500	12	100
1367	S<660>	-3385.2	381	12	100
1368	S<661>	-3398.19	500	12	100
1369	S<662>	-3411.19	381	12	100
1370	S<663>	-3424.18	500	12	100
1371	S<664>	-3437.18	381	12	100
1372	S<665>	-3450.17	500	12	100
1373	S<666>	-3463.17	381	12	100
1374	S<667>	-3476.16	500	12	100

#	Pad	X	Y	W	H
1375	S<668>	-3489.16	381	12	100
1376	S<669>	-3502.15	500	12	100
1377	S<670>	-3515.15	381	12	100
1378	S<671>	-3528.14	500	12	100
1379	S<672>	-3541.14	381	12	100
1380	S<673>	-3554.13	500	12	100
1381	S<674>	-3567.13	381	12	100
1382	S<675>	-3580.12	500	12	100
1383	S<676>	-3593.12	381	12	100
1384	S<677>	-3606.11	500	12	100
1385	S<678>	-3619.11	381	12	100
1386	S<679>	-3632.1	500	12	100
1387	S<680>	-3645.1	381	12	100
1388	S<681>	-3658.09	500	12	100
1389	S<682>	-3671.09	381	12	100
1390	S<683>	-3684.08	500	12	100
1391	S<684>	-3697.08	381	12	100
1392	S<685>	-3710.07	500	12	100
1393	S<686>	-3723.07	381	12	100
1394	S<687>	-3736.06	500	12	100
1395	S<688>	-3749.06	381	12	100
1396	S<689>	-3762.05	500	12	100
1397	S<690>	-3775.05	381	12	100
1398	S<691>	-3788.04	500	12	100
1399	S<692>	-3801.04	381	12	100
1400	S<693>	-3814.03	500	12	100
1401	S<694>	-3827.03	381	12	100
1402	S<695>	-3840.02	500	12	100
1403	S<696>	-3853.02	381	12	100
1404	S<697>	-3866.01	500	12	100
1405	S<698>	-3879.01	381	12	100
1406	S<699>	-3892	500	12	100
1407	S<700>	-3905	381	12	100
1408	S<701>	-3917.99	500	12	100
1409	S<702>	-3930.99	381	12	100
1410	S<703>	-3943.98	500	12	100
1411	S<704>	-3956.98	381	12	100
1412	S<705>	-3969.97	500	12	100
1413	S<706>	-3982.97	381	12	100
1414	S<707>	-3995.96	500	12	100
1415	S<708>	-4008.96	381	12	100
1416	S<709>	-4021.95	500	12	100
1417	S<710>	-4034.95	381	12	100
1418	S<711>	-4047.94	500	12	100
1419	S<712>	-4060.94	381	12	100
1420	S<713>	-4073.93	500	12	100
1421	S<714>	-4086.93	381	12	100
1422	S<715>	-4099.92	500	12	100
1423	S<716>	-4112.92	381	12	100
1424	S<717>	-4125.91	500	12	100
1425	S<718>	-4138.91	381	12	100
1426	S<719>	-4151.9	500	12	100
1427	S<720>	-4164.9	381	12	100
1428	S<721>	-4177.89	500	12	100
1429	S<722>	-4190.89	381	12	100
1430	S<723>	-4203.88	500	12	100
1431	S<724>	-4216.88	381	12	100
1432	S<725>	-4229.87	500	12	100
1433	S<726>	-4242.87	381	12	100
1434	S<727>	-4255.86	500	12	100

#	Pad	X	Y	W	H
1435	S<728>	-4268.86	381	12	100
1436	S<729>	-4281.85	500	12	100
1437	S<730>	-4294.85	381	12	100
1438	S<731>	-4307.84	500	12	100
1439	S<732>	-4320.84	381	12	100
1440	S<733>	-4333.83	500	12	100
1441	S<734>	-4346.83	381	12	100
1442	S<735>	-4359.82	500	12	100
1443	S<736>	-4372.82	381	12	100
1444	S<737>	-4385.81	500	12	100
1445	S<738>	-4398.81	381	12	100
1446	S<739>	-4411.8	500	12	100
1447	S<740>	-4424.8	381	12	100
1448	S<741>	-4437.79	500	12	100
1449	S<742>	-4450.79	381	12	100
1450	S<743>	-4463.78	500	12	100
1451	S<744>	-4476.78	381	12	100
1452	S<745>	-4489.77	500	12	100
1453	S<746>	-4502.77	381	12	100
1454	S<747>	-4515.76	500	12	100
1455	S<748>	-4528.76	381	12	100
1456	S<749>	-4541.75	500	12	100
1457	S<750>	-4554.75	381	12	100
1458	S<751>	-4567.74	500	12	100
1459	S<752>	-4580.74	381	12	100
1460	S<753>	-4593.73	500	12	100
1461	S<754>	-4606.73	381	12	100
1462	S<755>	-4619.72	500	12	100
1463	S<756>	-4632.72	381	12	100
1464	S<757>	-4645.71	500	12	100
1465	S<758>	-4658.71	381	12	100
1466	S<759>	-4671.7	500	12	100
1467	S<760>	-4684.7	381	12	100
1468	S<761>	-4697.69	500	12	100
1469	S<762>	-4710.69	381	12	100
1470	S<763>	-4723.68	500	12	100
1471	S<764>	-4736.68	381	12	100
1472	S<765>	-4749.67	500	12	100
1473	S<766>	-4762.67	381	12	100
1474	S<767>	-4775.66	500	12	100
1475	S<768>	-4788.66	381	12	100
1476	S<769>	-4801.65	500	12	100
1477	S<770>	-4814.65	381	12	100
1478	S<771>	-4827.64	500	12	100
1479	S<772>	-4840.64	381	12	100
1480	S<773>	-4853.63	500	12	100
1481	S<774>	-4866.63	381	12	100
1482	S<775>	-4879.62	500	12	100
1483	S<776>	-4892.62	381	12	100
1484	S<777>	-4905.61	500	12	100
1485	S<778>	-4918.61	381	12	100
1486	S<779>	-4931.6	500	12	100
1487	S<780>	-4944.6	381	12	100
1488	S<781>	-4957.59	500	12	100
1489	S<782>	-4970.59	381	12	100
1490	S<783>	-4983.58	500	12	100
1491	S<784>	-4996.58	381	12	100
1492	S<785>	-5009.57	500	12	100
1493	S<786>	-5022.57	381	12	100
1494	S<787>	-5035.56	500	12	100

#	Pad	X	Y	W	H
1495	S<788>	-5048.56	381	12	100
1496	S<789>	-5061.55	500	12	100
1497	S<790>	-5074.55	381	12	100
1498	S<791>	-5087.54	500	12	100
1499	S<792>	-5100.54	381	12	100
1500	S<793>	-5113.53	500	12	100
1501	S<794>	-5126.53	381	12	100
1502	S<795>	-5139.52	500	12	100
1503	S<796>	-5152.52	381	12	100
1504	S<797>	-5165.51	500	12	100
1505	S<798>	-5178.51	381	12	100
1506	S<799>	-5191.5	500	12	100
1507	VBD<1>	-5204.5	381	12	100
1508	DUMMY	-5217.49	500	12	100
1509	DUMMY	-5230.49	381	12	100
1510	DUMMY	-5329.48	500	12	100
1511	DUMMY	-5342.48	381	12	100
1512	DUMMY	-5354.47	500	12	100
1513	GD<3>	-5367.47	381	12	100
1514	G<599>	-5379.46	500	12	100
1515	G<597>	-5392.46	381	12	100
1516	G<595>	-5404.45	500	12	100
1517	G<593>	-5417.45	381	12	100
1518	G<591>	-5429.44	500	12	100
1519	G<589>	-5442.44	381	12	100
1520	G<587>	-5454.43	500	12	100
1521	G<585>	-5467.43	381	12	100
1522	G<583>	-5479.42	500	12	100
1523	G<581>	-5492.42	381	12	100
1524	G<579>	-5504.41	500	12	100
1525	G<577>	-5517.41	381	12	100
1526	G<575>	-5529.4	500	12	100
1527	G<573>	-5542.4	381	12	100
1528	G<571>	-5554.39	500	12	100
1529	G<569>	-5567.39	381	12	100
1530	G<567>	-5579.38	500	12	100
1531	G<565>	-5592.38	381	12	100
1532	G<563>	-5604.37	500	12	100
1533	G<561>	-5617.37	381	12	100
1534	G<559>	-5629.36	500	12	100
1535	G<557>	-5642.36	381	12	100
1536	G<555>	-5654.35	500	12	100
1537	G<553>	-5667.35	381	12	100
1538	G<551>	-5679.34	500	12	100
1539	G<549>	-5692.34	381	12	100
1540	G<547>	-5704.33	500	12	100
1541	G<545>	-5717.33	381	12	100
1542	G<543>	-5729.32	500	12	100
1543	G<541>	-5742.32	381	12	100
1544	G<539>	-5754.31	500	12	100
1545	G<537>	-5767.31	381	12	100
1546	G<535>	-5779.3	500	12	100
1547	G<533>	-5792.3	381	12	100
1548	G<531>	-5804.29	500	12	100
1549	G<529>	-5817.29	381	12	100
1550	G<527>	-5829.28	500	12	100
1551	G<525>	-5842.28	381	12	100
1552	G<523>	-5854.27	500	12	100
1553	G<521>	-5867.27	381	12	100
1554	G<519>	-5879.26	500	12	100

#	Pad	X	Y	W	H
1555	G<517>	-5892.26	381	12	100
1556	G<515>	-5904.25	500	12	100
1557	G<513>	-5917.25	381	12	100
1558	G<511>	-5929.24	500	12	100
1559	G<509>	-5942.24	381	12	100
1560	G<507>	-5954.23	500	12	100
1561	G<505>	-5967.23	381	12	100
1562	G<503>	-5979.22	500	12	100
1563	G<501>	-5992.22	381	12	100
1564	G<499>	-6004.21	500	12	100
1565	G<497>	-6017.21	381	12	100
1566	G<495>	-6029.2	500	12	100
1567	G<493>	-6042.2	381	12	100
1568	G<491>	-6054.19	500	12	100
1569	G<489>	-6067.19	381	12	100
1570	G<487>	-6079.18	500	12	100
1571	G<485>	-6092.18	381	12	100
1572	G<483>	-6104.17	500	12	100
1573	G<481>	-6117.17	381	12	100
1574	G<479>	-6129.16	500	12	100
1575	G<477>	-6142.16	381	12	100
1576	G<475>	-6154.15	500	12	100
1577	G<473>	-6167.15	381	12	100
1578	G<471>	-6179.14	500	12	100
1579	G<469>	-6192.14	381	12	100
1580	G<467>	-6204.13	500	12	100
1581	G<465>	-6217.13	381	12	100
1582	G<463>	-6229.12	500	12	100
1583	G<461>	-6242.12	381	12	100
1584	G<459>	-6254.11	500	12	100
1585	G<457>	-6267.11	381	12	100
1586	G<455>	-6279.1	500	12	100
1587	G<453>	-6292.1	381	12	100
1588	G<451>	-6304.09	500	12	100
1589	G<449>	-6317.09	381	12	100
1590	G<447>	-6329.08	500	12	100
1591	G<445>	-6342.08	381	12	100
1592	G<443>	-6354.07	500	12	100
1593	G<441>	-6367.07	381	12	100
1594	G<439>	-6379.06	500	12	100
1595	G<437>	-6392.06	381	12	100
1596	G<435>	-6404.05	500	12	100
1597	G<433>	-6417.05	381	12	100
1598	G<431>	-6429.04	500	12	100
1599	G<429>	-6442.04	381	12	100
1600	G<427>	-6454.03	500	12	100
1601	G<425>	-6467.03	381	12	100
1602	G<423>	-6479.02	500	12	100
1603	G<421>	-6492.02	381	12	100
1604	G<419>	-6504.01	500	12	100
1605	G<417>	-6517.01	381	12	100
1606	G<415>	-6529	500	12	100
1607	G<413>	-6542	381	12	100
1608	G<411>	-6553.99	500	12	100
1609	G<409>	-6566.99	381	12	100
1610	G<407>	-6578.98	500	12	100
1611	G<405>	-6591.98	381	12	100
1612	G<403>	-6603.97	500	12	100
1613	G<401>	-6616.97	381	12	100
1614	G<399>	-6628.96	500	12	100


#	Pad	X	Y	W	H
1615	G<397>	-6641.96	381	12	100
1616	G<395>	-6653.95	500	12	100
1617	G<393>	-6666.95	381	12	100
1618	G<391>	-6678.94	500	12	100
1619	G<389>	-6691.94	381	12	100
1620	G<387>	-6703.93	500	12	100
1621	G<385>	-6716.93	381	12	100
1622	G<383>	-6728.92	500	12	100
1623	G<381>	-6741.92	381	12	100
1624	G<379>	-6753.91	500	12	100
1625	G<377>	-6766.91	381	12	100
1626	G<375>	-6778.9	500	12	100
1627	G<373>	-6791.9	381	12	100
1628	G<371>	-6803.89	500	12	100
1629	G<369>	-6816.89	381	12	100
1630	G<367>	-6828.88	500	12	100
1631	G<365>	-6841.88	381	12	100
1632	G<363>	-6853.87	500	12	100
1633	G<361>	-6866.87	381	12	100
1634	G<359>	-6878.86	500	12	100
1635	G<357>	-6891.86	381	12	100
1636	G<355>	-6903.85	500	12	100
1637	G<353>	-6916.85	381	12	100
1638	G<351>	-6928.84	500	12	100
1639	G<349>	-6941.84	381	12	100
1640	G<347>	-6953.83	500	12	100
1641	G<345>	-6966.83	381	12	100
1642	G<343>	-6978.82	500	12	100
1643	G<341>	-6991.82	381	12	100
1644	G<339>	-7003.81	500	12	100
1645	G<337>	-7016.81	381	12	100
1646	G<335>	-7028.8	500	12	100
1647	G<333>	-7041.8	381	12	100
1648	G<331>	-7053.79	500	12	100
1649	G<329>	-7066.79	381	12	100
1650	G<327>	-7078.78	500	12	100
1651	G<325>	-7091.78	381	12	100
1652	G<323>	-7103.77	500	12	100
1653	G<321>	-7116.77	381	12	100
1654	G<319>	-7128.76	500	12	100
1655	G<317>	-7141.76	381	12	100
1656	G<315>	-7153.75	500	12	100
1657	G<313>	-7166.75	381	12	100
1658	G<311>	-7178.74	500	12	100
1659	G<309>	-7191.74	381	12	100
1660	G<307>	-7203.73	500	12	100
1661	G<305>	-7216.73	381	12	100
1662	G<303>	-7228.72	500	12	100
1663	G<301>	-7241.72	381	12	100
1664	G<299>	-7253.71	500	12	100
1665	G<297>	-7266.71	381	12	100
1666	G<295>	-7278.7	500	12	100
1667	G<293>	-7291.7	381	12	100
1668	G<291>	-7303.69	500	12	100
1669	G<289>	-7316.69	381	12	100
1670	G<287>	-7328.68	500	12	100
1671	G<285>	-7341.68	381	12	100
1672	G<283>	-7353.67	500	12	100
1673	G<281>	-7366.67	381	12	100
1674	G<279>	-7378.66	500	12	100

#	Pad	X	Y	W	H
1675	G<277>	-7391.66	381	12	100
1676	G<275>	-7403.65	500	12	100
1677	G<273>	-7416.65	381	12	100
1678	G<271>	-7428.64	500	12	100
1679	G<269>	-7441.64	381	12	100
1680	G<267>	-7453.63	500	12	100
1681	G<265>	-7466.63	381	12	100
1682	G<263>	-7478.62	500	12	100
1683	G<261>	-7491.62	381	12	100
1684	G<259>	-7503.61	500	12	100
1685	G<257>	-7516.61	381	12	100
1686	G<255>	-7528.6	500	12	100
1687	G<253>	-7541.6	381	12	100
1688	G<251>	-7553.59	500	12	100
1689	G<249>	-7566.59	381	12	100
1690	G<247>	-7578.58	500	12	100
1691	G<245>	-7591.58	381	12	100
1692	G<243>	-7603.57	500	12	100
1693	G<241>	-7616.57	381	12	100
1694	G<239>	-7628.56	500	12	100
1695	G<237>	-7641.56	381	12	100
1696	G<235>	-7653.55	500	12	100
1697	G<233>	-7666.55	381	12	100
1698	G<231>	-7678.54	500	12	100
1699	G<229>	-7691.54	381	12	100
1700	G<227>	-7703.53	500	12	100
1701	G<225>	-7716.53	381	12	100
1702	G<223>	-7728.52	500	12	100
1703	G<221>	-7741.52	381	12	100
1704	G<219>	-7753.51	500	12	100
1705	G<217>	-7766.51	381	12	100
1706	G<215>	-7778.5	500	12	100
1707	G<213>	-7791.5	381	12	100
1708	G<211>	-7803.49	500	12	100
1709	G<209>	-7816.49	381	12	100
1710	G<207>	-7828.48	500	12	100
1711	G<205>	-7841.48	381	12	100
1712	G<203>	-7853.47	500	12	100
1713	G<201>	-7866.47	381	12	100
1714	G<199>	-7878.46	500	12	100
1715	G<197>	-7891.46	381	12	100
1716	G<195>	-7903.45	500	12	100
1717	G<193>	-7916.45	381	12	100
1718	G<191>	-7928.44	500	12	100
1719	G<189>	-7941.44	381	12	100
1720	G<187>	-7953.43	500	12	100
1721	G<185>	-7966.43	381	12	100
1722	G<183>	-7978.42	500	12	100
1723	G<181>	-7991.42	381	12	100
1724	G<179>	-8003.41	500	12	100
1725	G<177>	-8016.41	381	12	100
1726	G<175>	-8028.4	500	12	100
1727	G<173>	-8041.4	381	12	100
1728	G<171>	-8053.39	500	12	100
1729	G<169>	-8066.39	381	12	100
1730	G<167>	-8078.38	500	12	100
1731	G<165>	-8091.38	381	12	100
1732	G<163>	-8103.37	500	12	100
1733	G<161>	-8116.37	381	12	100
1734	G<159>	-8128.36	500	12	100

#	Pad	X	Y	W	H
1735	G<157>	-8141.36	381	12	100
1736	G<155>	-8153.35	500	12	100
1737	G<153>	-8166.35	381	12	100
1738	G<151>	-8178.34	500	12	100
1739	G<149>	-8191.34	381	12	100
1740	G<147>	-8203.33	500	12	100
1741	G<145>	-8216.33	381	12	100
1742	G<143>	-8228.32	500	12	100
1743	G<141>	-8241.32	381	12	100
1744	G<139>	-8253.31	500	12	100
1745	G<137>	-8266.31	381	12	100
1746	G<135>	-8278.3	500	12	100
1747	G<133>	-8291.3	381	12	100
1748	G<131>	-8303.29	500	12	100
1749	G<129>	-8316.29	381	12	100
1750	G<127>	-8328.28	500	12	100
1751	G<125>	-8341.28	381	12	100
1752	G<123>	-8353.27	500	12	100
1753	G<121>	-8366.27	381	12	100
1754	G<119>	-8378.26	500	12	100
1755	G<117>	-8391.26	381	12	100
1756	G<115>	-8403.25	500	12	100
1757	G<113>	-8416.25	381	12	100
1758	G<111>	-8428.24	500	12	100
1759	G<109>	-8441.24	381	12	100
1760	G<107>	-8453.23	500	12	100
1761	G<105>	-8466.23	381	12	100
1762	G<103>	-8478.22	500	12	100
1763	G<101>	-8491.22	381	12	100
1764	G<99>	-8503.21	500	12	100
1765	G<97>	-8516.21	381	12	100
1766	G<95>	-8528.2	500	12	100
1767	G<93>	-8541.2	381	12	100
1768	G<91>	-8553.19	500	12	100
1769	G<89>	-8566.19	381	12	100
1770	G<87>	-8578.18	500	12	100
1771	G<85>	-8591.18	381	12	100
1772	G<83>	-8603.17	500	12	100
1773	G<81>	-8616.17	381	12	100
1774	G<79>	-8628.16	500	12	100
1775	G<77>	-8641.16	381	12	100
1776	G<75>	-8653.15	500	12	100
1777	G<73>	-8666.15	381	12	100
1778	G<71>	-8678.14	500	12	100
1779	G<69>	-8691.14	381	12	100
1780	G<67>	-8703.13	500	12	100
1781	G<65>	-8716.13	381	12	100
1782	G<63>	-8728.12	500	12	100
1783	G<61>	-8741.12	381	12	100
1784	G<59>	-8753.11	500	12	100
1785	G<57>	-8766.11	381	12	100
1786	G<55>	-8778.1	500	12	100
1787	G<53>	-8791.1	381	12	100
1788	G<51>	-8803.09	500	12	100
1789	G<49>	-8816.09	381	12	100
1790	G<47>	-8828.08	500	12	100
1791	G<45>	-8841.08	381	12	100
1792	G<43>	-8853.07	500	12	100
1793	G<41>	-8866.07	381	12	100
1794	G<39>	-8878.06	500	12	100

#	Pad	X	Y	W	H
1795	G<37>	-8891.06	381	12	100
1796	G<35>	-8903.05	500	12	100
1797	G<33>	-8916.05	381	12	100
1798	G<31>	-8928.04	500	12	100
1799	G<29>	-8941.04	381	12	100
1800	G<27>	-8953.03	500	12	100
1801	G<25>	-8966.03	381	12	100
1802	G<23>	-8978.02	500	12	100
1803	G<21>	-8991.02	381	12	100
1804	G<19>	-9003.01	500	12	100
1805	G<17>	-9016.01	381	12	100
1806	G<15>	-9028	500	12	100
1807	G<13>	-9041	381	12	100
1808	G<11>	-9052.99	500	12	100
1809	G<9>	-9065.99	381	12	100
1810	G<7>	-9077.98	500	12	100
1811	G<5>	-9090.98	381	12	100
1812	G<3>	-9102.97	500	12	100
1813	G<1>	-9115.97	381	12	100
1814	GD<1>	-9127.96	500	12	100
1815	DUMMY	-9140.96	381	12	100
1816	DUMMY	-9152.95	500	12	100
1817	DUMMY	-9165.95	381	12	100


**Output Pad Location**





TRAY INFORMATION

3 Inch Tray





**REVISION HISTORY**

Revision	Contents	Date
0.6	First release	Nov. 25, 2019